1 5' ... | ALED M...|-

# **Product Specification**

Part Name: 1.5inch OLED Display Module

Ver: B

Customer:	
Approved by	

From:		
Approved by		

#### Notes

- 1. Please contact Waveshare Electronics Co.,Ltd. before assigning your product based on this module specification
- 2. The information contained herein is presented merely to indicate the characteristics and performance of our products. No responsibility is assumed by Waveshare. for any intellectual propertyclaims or other problems that may result from application based on the module described herein.



# Revised History

Revision	Revision Content	Revised on
А	New	20220415
В	修改偏光片尺寸	20220701
	А	A New



#### **Contents**

#### Revision History

#### **Contents**

#### 1. Basic Specifications

- 1.1 Display Specifications
- 1.2 Mechanical Specifications
- 1.3 Active Area / Memory Mapping & Pixel Construction
- 1.4 Mechanical Drawing
- 1.5 Pin Definition

# 2. Absolute Maximum Ratings

#### 3. Optics & Electrical Characteristics

- 3.1 Optics Characteristics
- 3.2 DC Characteristics
- 3.3 AC Characteristics
  - 3.3.1 68XX-Series MPU Parallel Interface Characteristics
  - 3.3.2 80XX-Series MPU Parallel Interface Characteristics
  - 3.3.3 Serial Interface Characteristics (4-wire SPI)
  - 3.3.4 I<sup>2</sup>C Interface Characteristics

#### 4. Functional Specification

- 4.1 Commands
- 4.2 Power down and Power up Sequence
  - 4.2.1 Power up Sequence
  - 4.2.2 Power down Sequence
- 4.3 Reset Circuit
- 4.4 Actual Application Example
  - 4.4.1 VCC Supplied Externally

#### 5. Reliability

- 5.1 Contents of Reliability Tests
- 5.2 Failure Check Standard

#### 6. Outgoing Quality Control Specifications

- 6.1 Environment Required
- 6.2 Sampling Plan
- 6.3 Criteria & Acceptable Quality Level
  - 6.3.1 Cosmetic Check (Display Off) in Non-Active Area
  - 6.3.2 Cosmetic Check (Display Off) in Active Area
  - 6.3.3 Pattern Check (Display On) in Active Area

#### 7. Package Specifications

## 8. Precautions When Using These OEL Display Modules

- 8.1 Handling Precautions
- 8.2 Storage Precautions
- 8.3 Designing Precautions
- 8.4 Precautions when disposing of the OEL display modules
- 8.5 Other Precautions

#### Warranty

#### Notice



# 1. Basic Specifications

# 1.1 Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: Monochrome (White)

3) Drive Duty: 1/128 Duty

## 1.2 Mechanical Specifications

1) Outline Drawing: According to the annexed outline drawing

2) Number of Pixels:  $128 \times 128$ 

 3) Panel Size:
  $33.9 \times 37.3 \times 1.44 \text{ (mm)}$  


 4) Active Area:
  $26.855 \times 26.855 \text{ (mm)}$  


 5) Pixel Pitch:
  $0.21 \times 0.21 \text{ (mm)}$  

 6) Pixel Size:
  $0.185 \times 0.185 \text{ (mm)}$ 


7) Weight: TBD

## 1.3 Active Area / Memory Mapping & Pixel Construction





"A"---Dots Detail scale 10X





# 1.5 Pin Definition

Pin Number	Symbol	I/O	Function					
Power Suppl	'y							
2,24	VCC	Р	Power Supply for OEL Panell This is the most positive voltage supply pin of the chip. It must be supplied externally.					
5	VDD	Р	Power Supply for Loglic This is a voltage supply pin. It must be connected to external source.					
1,9,25	VSS	Р	Ground of OEL System This is a ground pin. It also acts as a reference for the logic pins, the OEL driving voltages, and the analog circuits. It must be connected to external ground.					
Driver								
10	IREF	I	Current Reference for Brightness Adjustment  This pin is segment current reference pin. A resistor should be connected between this pin and V <sub>ss</sub> . Set the current at 12.5µA maximum.					
3	VCOMH	0	Voltage Output High Level for COM Signal  This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and $V_{SS}$ .					
Interface								
7,8	BS1 BS2	I	Communicating Protocoll Sellect					
12	RES#	I	Power Reset for Controller and Driver  This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation.					
11	CS#	I	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only					
13	D/C	I	when CS# is pulled low.  Data/Command Control1  This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 will be interpreted as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register.  When the pin is pulled high and serial interface mode is selected, the data at SI will be interpreted as data. When it is pulled low, the data at SI will be transferred to the command register. In 12C mode, this pin acts as SA0 for slave address selection.  For detail relationship to MCU interface signals, please refer to the Timing Characteristics					
14	WR#	I	Diagrams. This is a MPU interface input pad. When connected to an 8080 MPU, this is active LOW. This pad connects to the 8080 MPU WR signal. The signals on the data bus are latched at the rising edge of the WR signal. When connected to a 6800 Series MPU: This is the read/write control signal input terminal. When R/W = "H": Read. When R/W = "L": Write.					
15	RD#	I	This is a MPU interface input pad. When connected to an 8080 series MPU, it is active LOW. This pad is connected to the RD signal of the 8080 series MPU, and the data bus is in an output status when this signal is "L". When connected to a 6800 series MPU, this is active HIGH. This is used as an enable clock input of the 6800 series MPU.					
16~23	D0~D7	I/O	Ser iall Data Input/Output and clock When serial mode is selected, D1 will be the serial data input SI and D0 will be the serial clock input SCL. When LC mode is selected, D1 be the serial data input SDA and D0 is the serial clock input, SCL.					
Reserve								
4,6	NC	_	Reserved P in The N.C. pins between function pins are reserved for compatible and flexible design.					



# 2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	$V_{DD}$	-0.3	3.6	٧	1, 2
Supply Voltage for Display	VCC	7	16.5	V	1, 2
Operating Temperature	Тор	-40	70	°C	
Storage Temperature	T <sub>STG</sub>	-40	85	°C	3
Life Time (100 cd/m²)		10,000	-	hour	4

- Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".
- Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.
- Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.
- Note 4: End of lifetime is specified as 50% of initial brightness reached. The reference average operation life time at room temperature is estimated by the accelerated at high temperature conditions.



# 3. Optics & Electrical Characteristics

# 3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness (Vcc Supplied Externally)	L <sub>br</sub>	Note 4	80	100	-	cd/m²
C.I.E. (White)	(x) (y)	C.I.E. 1931	0.25 0.27	0.29 0.31	0.33 0.35	
Dark Room Contrast	CR		_	>10000:1	-	
Viewing Angle			-	Free	-	degree

<sup>\*</sup> Optical measurement taken at  $V_{DD}$  = 2.8V,  $V_{CC}$  = 12V. Software configuration follows Section 4.5 Initialization.

## 3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	$V_{DD}$		1.65	2.8	3.5	V
Supply Voltage for Display	V <sub>CC</sub>	Note 5	11.5	12.0	12.5	V
High Level Input	$V_IH$	Ι <sub>ΟυΤ</sub> = 100μΑ, 3.3MHz	0.8×V <sub>DD</sub>	_	$V_{ extsf{DD}}$	V
Low Level Input	$V_{\text{IL}}$	I <sub>OUT</sub> = 100μA, 3.3MHz	0	-	0.2×V <sub>DD</sub>	V
High Level Output	<b>V</b> oн	І <sub>О∪Т</sub> = 100μ <b>A</b> , 3.3MHz	0.8×V <sub>DD</sub>	-	V <sub>DD</sub>	V
Low Level Output	V <sub>OL</sub>	І <sub>ООТ</sub> = 100µА, 3.3MHz	0	-	0.2×V <sub>DD</sub>	V
Operating Current for V <sub>CI</sub>	${ m I}_{\sf DD}$		-	55	100	μA
Operating Current for Vcc	${ m I}_{\sf PP}$	Note 6	-	25	32	mA
Sleep Mode Current for V <sub>DD</sub>	$I_{ extsf{DD}}$ , sleep		-	0.1	5	μΑ
Sleep Mode Current for Vcc	${ m I}_{ m CC}$ , SLEEP		-	0.5	5	μΑ

Note 5 & 6: Brightness (L<sub>br</sub>) and Supply Voltage for Display (V<sub>CC</sub>) are subject to the change of the panel characteristics and the customer's request.

Note 6: VDD = 2.8V, VCC = 12.0V, 100% Display Area Turn on.

<sup>\*</sup> Software configuration follows Section 4.5 Initialization.



# 3.3 AC Characteristics

# 3.3.1.1 68XX-Series MPU Parallel Interface Timing Characteristics:


Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tcyc6	System cycle time	300	-	-	ns	
tAS6	Address setup time	0	-	-	ns	
tAH6	Address hold time	0	-	-	ns	
tDS6	Data setup time	40	-	-	ns	
tDH6	Data hold time	30	-	-	ns	
tон6	Output disable time	10	-	70	ns	CL = 100pF
tACC6	Access time	-	-	280	ns	CL = 100pF
tEWHW	Enable H pulse width (Write)	100	-	-	ns	
tEWHR	Enable H pulse width (Read)	120	-	-	ns	
tEWLW	Enable L pulse width (Write)	100	-	-	ns	
tEWLR	Enable L pulse width (Read)	100	-	-	ns	
tR	Rise time	-	-	15	ns	
tF	Fall time	-	-	15	ns	

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65V \text{ to } 2.4V, T_a = 25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tCYC6	System cycle time	300	-	-	ns	
tAS6	Address setup time	0	-	-	ns	
tAH6	Address hold time	0	-	-	ns	
tDS6	Data setup time	40	-	-	ns	
tDH6	Data hold time	15	-	-	ns	
tOH6	Output disable time	10	-	70	ns	CL = 100pF
tACC6	Access time	-	-	140	ns	CL = 100pF
tEWHW	Enable H pulse width (Write)	100	-	-	ns	
tEWHR	Enable H pulse width (Read)	120	-	-	ns	
tEWLW	Enable L pulse width (Write)	100	-	-	ns	
tEWLR	Enable L pulse width (Read)	100	-	-	ns	
tR	Rise time	-	-	15	ns	
tF	Fall time	-	-	15	ns	

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.5V, T_a = 25^{\circ}C)$ 








#### 3.3.1.2 **68XX-Series MPU Parallel Interface**

特别提醒(Special Tips):主板设计务必加电子开关,否则,可能引起漏电流现象

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



# **Recommended Component**

C1:  $0.1\mu\text{F} / 6.3\text{V}$ , X5R C2:  $4.7\mu\text{F} / 6.3\text{V}$ , X5R

C2: 4.7µF / 6.3V, X C3: 4.7Uf/35v

C4: 4.7µF / 35V, X7R C5: 0.1µF / 35V, X7R

R3:  $910K\Omega$ , R3 = (Voltage at IREF - VSS) / IREF

R1, R2: 47kΩ Q1: FDN338P Q2: FDN335N

Notes:

VDD: 1.65~3.5V, it should be equal to MPU I/O voltage.

VCC IN: 11.5~12.5V



# 3.3.2.1 80XX-Series MPU Parallel Interface Timing Characteristics:


Symbol	Parameter	Min.	Тур.	Мах.	Unit	Condition
tcyc8	System cycle time	300	-	-	ns	
tAS8	Address setup time	0	-	-	ns	
tAH8	Address hold time	0	-	-	ns	
tDS8	Data setup time	40	-	-	ns	
tDH8	Data hold time	30	-	-	ns	
tcH8	Output disable time	10	-	70	ns	CL = 100pF
tACC8	RD access time	-	-	280	ns	CL = 100pF
tccLw	Control L pulse width (WR)	100	-	-	ns	
tcclr	Control L pulse width (RD)	120	-	-	ns	
tccнw	Control H pulse width (WR)	100	-	-	ns	
tcchr	Control H pulse width (RD)	100	-	-	ns	
tR	Rise time	-	-	15	ns	
tF	Fall time	-	-	15	ns	

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65V \text{ to } 2.4V, T_a = 25^{\circ}C)$ 

Symb ol	Parameter	Min.	Тур.	Max.	Unit	Condition
tcyc8	System cycle time	300	-	-	ns	
tas8	Address setup time	0	-	-	ns	
taн8	Address hold time	0	-	-	ns	
tD\$8	Data setup time	40	-	-	ns	
tDH8	Data hold time	15	-	-	ns	
tcн8	Output disable time	10	-	70	ns	CL = 100pF
tACC8	RD access time	-	-	140	ns	CL = 100pF
tccLw	Control L pulse width (WR)	100	-	-	ns	
tcclr	Control L pulse width (RD)	120	-	-	ns	
tccHw	Control H pulse width (WR)	100	-	-	ns	
tcchr	Control H pulse width (RD)	100	-	-	ns	
tr	Rise time	-	-	15	ns	
tF	Fall time	-	-	15	ns	

<sup>\*</sup>  $(V_{DD} - V_{SS} = 2.4V \text{ to } 3.5V, T_a = 25^{\circ}C)$ 








#### 3.3.2.2 **80XX-Series MPU Parallel Interface**

特别提醒(Special Tips):主板设计务必加电子开关,否则,可能引起漏电流现象

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



## **Recommended Components:**

C1: 0.1µF / 6.3V, X5R

C2: 4.7µF / 6.3V, X5R

C3: 4.7Uf/35v

C4: 4.7µF / 35V, X7R C5: 0.1µF / 35V, X7R

R3:  $910K\Omega$ , R3 = (Voltage at IREF - VSS) / IREF

R1, R2: 47kΩ Q1: FDN338P Q2: FDN335N

Notes:

VDD: 1.65~3.5V, it should be equal to MPU I/O voltage.

VCC IN: 11.5~12.5V



# 3.3.3.1 Serial Interface Timing Characteristics: (4-wire SPI)


 $(V_{DD} - V_{SS} = 1.65V \text{ to } 2.4V, T_a = 25^{\circ}C)$ 

Symbol	Description	Min	Max	Unit
$t_{\text{SCYC}}$	Serial Clock Cycle Time	500	-	ns
$t_{SAS}$	Address Setup Time	300	-	ns
$t_{SAH}$	Address Hold Time	300	-	ns
$t_{\scriptscriptstyle{SDS}}$	Data Setup Time	200	-	ns
$t_{SDH}$	Data Hold Time	200	-	ns
$t_{\text{CSS}}$	Chip Select Setup Time	240	-	ns
$t_{CSH}$	Chip Select Hold Time	120	-	ns
t <sub>shw</sub>	Serial Clock H Pulse Width	200	-	ns
t <sub>sLW</sub>	Serial Clock L Pulse Width	200	-	ns
t <sub>R</sub>	Rise Time	-	30	ns
t <sub>F</sub>	Fall Time	-	30	ns

 $(V_{DD} - V_{SS} = 2.4V \text{ to } 3.5V, T_a = 25^{\circ}C)$ 

Symbol	Description	Min	Max	Unit
$t_{\text{SCYC}}$	Serial Clock Cycle Time	250	-	ns
$t_{SAS}$	Address Setup Time	150	-	ns
$t_{SAH}$	Address Hold Time	150	-	ns
$t_{SDS}$	Data Setup Time	100	-	ns
$t_{SDH}$	Data Hold Time	100	-	ns
$t_{CSS}$	Chip Select Setup Time	120	-	ns
$t_{CSH}$	t <sub>CSH</sub> Chip Select Hold Time		-	ns
$t_{SHW}$	Serial Clock H Pulse Width	100	-	ns
t <sub>sLW</sub>	Serial Clock L Pulse Width	100	-	ns
t <sub>R</sub>	Rise Time	-	15	ns
t <sub>F</sub>	Fall Time	_	15	ns








#### 3.3.3.2 **4-wire Serial Interface**

特别提醒(Special Tips):主板设计务必加电子开关,否则,可能引起漏电流现象

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



#### **Recommended Components:**

C1,: 0.1µF / 6.3V, X5R C2: 4.7µF / 6.3V, X5R C3: 2.2µF/ 16V, X7R C4: 4.7µF / 16V, X7R C5: 0.1µF / 16V, X7R

R3:  $910K\Omega$ , R3 = (Voltage at IREF - VSS) / IREF

R2, R1: 47kΩ Q1: FDN338P Q2: FDN335N

Notes:

VDD: 1.65~3.5V, it should be equal to MPU I/O voltage.


VCC\_in: 11.5~12.5V



# 3.3.4.1 I2C Interface Timing Characteristics:

 $(VDD = 1.65 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
fscL	SCL clock frequency	DC	-	400	kHz	
TLOW	SCL clock Low pulse width	1.3	-	-	μs	
Тнідн	SCL clock H pulse width	0.6	-	-	μs	
Tsu:data	data setup time	100	-	-	ns	
THD:DATA	data hold time	0	-	0.9	μs	
Tr	SCL , SDA rise time	20+0.1Cb	-	300	ns	
TF	SCL , SDA fall time	20+0.1Cb	-	300	ns	
Cb	Capacity load on each bus line	-	-	400	pF	
Tsu:start	Setup timefor re-START	0.6	-	}	μs	
THD:START	START Hold time	0.6	-	-	μ <b>s</b>	
Tsu:stop	Setup time for STOP	0.6	-	-	μs	
Твиғ	Bus free times between STOP and START condition	1.3	-	-	μs	






#### 3.3.4.2 I<sup>2</sup>C Interface Characteristics

特别提醒(Special Tips):主板设计务必加电子开关,否则,可能引起漏电流现象

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



#### **Recommended Components:**

C1,: 0.1µF / 6.3V, X5R C2: 4.7µF / 6.3V, X5R C3: 4.7µF / 16V, X7R C4: 4.7µF / 16V, X7R C5: 0.1µF / 16V, X7R

R3:  $910K\Omega$ , R3 = (Voltage at IREF - VSS) / IREF

R1, R2: 47kΩR4, R5: 4.7kΩQ1: FDN338P Q2: FDN335N

**Notes:** 

VDD: 1.65~3.5V, it should be equal to MPU I/O voltage.

VCC\_in: 11.5~12.5V



# 4. Functional Specification

#### 4.1 Commands

Refer to the Technical Manual for the SH1107

## 4.2 Power down and Power up Sequence


To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

## 4.2.1 Power up Sequence:

- 1. Power up VDD
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up VCC
- 6. Delay 100ms

(When VCC is stable)


7. Send Display on command




- 1. Send Display off command
- 2. Power down VCC
- 3. Delay 100ms

(When VCC is reach 0 and panel is completely discharges)

4. Power down VDD





#### Note 9:

- 1) Since an ESD protection circuit is connected between VDD and VBPPB inside the driver IC, VCC becomes lower than VDD whenever VBDDB is ON and VCC is OFF.
- 2) VCCB should be kept float (disable) when it is OFF.
- 3) Power Pins (VDD, VCC) can never be pulled to ground under any circumstance.
- 4) VBDDB should not be power down before VCC power down.

#### 4.3 Reset Circuit

When RESB input is low, the chip is initialized with the following status:

- 1. Display is OFF. Common and Segment are in high impedance state.
- 2. 128'128 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 is mapped to the top line

of the display).


- 4. Shift register data clear in serial interface
- 5. Column address counter is set at 0
- 6. Normal scan direction of the COM outputs
- 7. Contrast control register is set at 80h
- 8. Internal DC-DC is selected



## 4.4 Actual Application Example

Command usage and explanation of an actual example


## 4.4.1 Vcc Supplied Externally




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

<Power down Sequence>






# <Entering Sleep Mode>



#### <Exiting Sleep Mode>



# External setting void sh1107()

{

```
write_i(0xAE); /*display off*/
```

write\_i(0xB0); /\*set page address\*/

write\_i(0xdc); /\*set display start line\*/

write\_i(0x00);

write\_i(0x81); /\*contract control\*/



}

```
write_i(0x6f);
                 /*128*/
write_i(0x20);
                  /* Set Memory addressing mode (0x20/0x21) */
write_i(0xA1);
                  /*set segment remap*/
write_i(0xC0);
                  /*Com scan direction*/
write_i(0xA4);
                  /*Disable Entire Display On (0xA4/0xA5)*/
write_i(0xA6);
                  /*normal / reverse*/
write_i(0xA8);
                  /*multiplex ratio*/
                  /*duty = 1/128*/
write_i(0x7F);
write_i(0xD3);
                  /*set display offset*/
write_i(0x60);
write_i(0xD5);
                  /*set osc division*/
write_i(0x80);
write_i(0xD9);
                  /*set pre-charge period*/
write_i(0x1D);
 write_i(0xdb);
                   /*set vcomh*/
 write_i(0x35);
 write_i(0xad);
                   /*set charge pump enable*/
                    /*Set DC-DC enable (a=0:disable; a=1:enable) */
 write_i(0x80);
 write_i(0xAF);
                   /*display ON*/
```



# 5. Reliability

# **5.1 Contents of Reliability Tests**

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	
Low Temperature Operation	-40°C, 240 hrs	
High Temperature Storage	85°C, 240 hrs	The operational
Low Temperature Storage	-40°C, 240 hrs	functions work.
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs	
Thermal Shock	-40°C ⇔ 85°C, 24 cycles 60 mins dwell	

<sup>\*</sup> The samples used for the above tests do not include polarizer.

# **5.2 Failure Check Standard**

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at  $23\pm5^{\circ}$ C;  $55\pm15^{\circ}$  RH.

<sup>\*</sup> No moisture condensation is observed during tests.



# 6. Outgoing Quality Control Specifications

## **6.1 Environment Required**

Customer's test & measurement are required to be conducted under the following conditions:

Temperature:  $23 \pm 5^{\circ}\text{C}$  Humidity:  $55 \pm 15^{\circ}\text{RH}$ 

Fluorescent Lamp: 30W Distance between the Panel & Lamp:  $\geq$  50cm Distance between the Panel & Eyes of the Inspector:  $\geq$  30cm Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

# 6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

# 6.3 Criteria & Acceptable Quality Level

Partition AQL Definition		Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

## 6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)



# 6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	
Terminal Lead Prober Mark	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any




# 6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

Check Item	Classification	Criteria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ Ignore $W > 0.1$ $L \le 2$ $n \le 1$ $L > 2$ $n = 0$
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	$\Phi \le 0.1$ Ignore $0.1 < \Phi \le 0.25$ $n \le 1$ $0.25 < \Phi$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	Φ ≤ 0.5 → Ignore if no Influence on Display $0.5 < Φ$ $n = 0$
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allowable

- \* Protective film should not be tear off when cosmetic check.
- \*\* Definition of W & L &  $\Phi$  (Unit: mm):  $\Phi = (a + b) / 2$






# 6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	**************************************
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	



# 7. Package Specifications



Item		Quantity		
Module		480	per Primary Box	
Holding Trays	(A)	15	per Primary Box	
Total Trays	(B)	16	per Primary Box (Including 1 Empty Tray)	
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)	



# 8. Precautions When Using These OEL Display Modules


# 8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
  - \* Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- \* Water
- \* Ketone
- \* Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
  - \* Be sure to make human body grounding when handling OEL display modules.
  - \* Be sure to ground tools to use or assembly such as soldering irons.
  - \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
  - \* Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.



#### 8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Waveshare.) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the display module, when the display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

#### 8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the  $V_{\rm IL}$  and  $V_{\rm IH}$  specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V<sub>DD</sub>). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SH1107 \* Connection (contact) to any other potential than the above may lead to rupture of the IC.

## 8.4 Precautions when disposing of the OEL display modules

 Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

#### 8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
  - Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
  - \* Pins and electrodes
  - \* Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
  - \* Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
  - \* Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the



- indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.