

Version: <u>1.0</u>

FINAL TECHNICAL SPECIFICATION

MODEL NO: 13.3inch e-Paper

The content of this information is subject to be changed without notice. Please contact Waveshare for further information.



Revision History

Rev.	Issued Date	Revised Contents	
0.1	2016-11-22	Preliminary New Version	
1.0	2017-1-13	Update the module weight	
		update 6.Electrical Characteristics	
		Add note into 7. Power Sequence	
		Update 8.Optical characteristics	
		Update 10. Reliability test	



TECHNICAL SPECIFICATION

CONTENTS

NO.	ITEM	PAGE
-	Cover	1
-	Revision History	2
-	Contents	3
1	General Description	4
2	Features	4
3	Mechanical Specifications	4
4	Mechanical Drawing of EPD module	5
5	Input/Output Terminals	6
6	Electrical Characteristics	8
7	Power on Sequence	15
8	Optical Characteristics	18
9	Handling, Safety and Environment Requirements	20
10	Reliability test	22
11	Block Diagram	23
12	Packing	24
13	Bar Code definition	25



1. General Description

This display is a reflective electrophoretic E Ink[®] technology display module based on active matrix TFT substrate. It has 13.3" active area with 1600 x 1200 pixels, the display is capable to display images at 2-16 gray levels (1-4 bits) depending on the display controller and the associated waveform file.

2. Features


- ➤ High contrast reflective / electrophoretic technology
- ➤ 1600x1200 display
- ➤ High reflectance
- > Ultra wide viewing angle
- > Ultra low power consumption
- > Pure reflective mode
- ➤ Bi-stable
- > Commercial temperature range

3. Mechanical Specifications

Parameter	arameter Specifications		Remark
Screen Size	13.3	Inch	
Display Resolution	1600 (H)×1200(V)	Pixel	
Active Area	270.4 (H)×202.8 (V)	mm	
Pixel Pitch	0.169 (H)×0.169 (V)	mm	
Pixel Configuration	Rectangle		
Outline Dimension	285.80(W)x213.65(H)x 0.78(D)(panel area height)	mm	
Module Weight	96	g	
Number of Gray	16 Gray Level (monochrome)		
Display operating mode	Reflective mode		
Surface treatment	Hard Coating		



4. Mechanical Drawing of EPD Module





5.Input/Output Interface


5-1) Pin Assignment

Pin	Signal	Description	Remark
1	VNEG	Negative power supply source driver	
2	VPOS	Positive power supply source driver	
3	VSS	Ground	
4	VDD	Digital power supply drivers	
5	XCL	Clock source driver	
6	XLE	Latch enable source driver	
7	XOE	Output enable source driver	
8	VSS	Ground	
9	VSS	Ground	
10	NC	No Connection	
11	XSTL	Start pulse source driver	
12	D0	Data signal source driver	
13	D1	Data signal source driver	
14	D2	Data signal source driver	
15	D3	Data signal source driver	
16	D4	Data signal source driver	
17	D5	Data signal source driver	
18	D6	Data signal source driver	
19	D7	Data signal source driver	
20	VSS	Ground	
21	NC	No Connection	
22	VCOM	Common connection	
23	VGH	Positive power supply gate driver	
24	VGL	Negative power supply gate driver	
25	NC	No Connection	
26	NC	No Connection	
27	NC	No Connection	
28	MODE1	Output mode selection gate driver	
29	VSS	Ground	
30	VSS	Ground	
31	VSS	Ground	
32	SPV	Start pulse gate driver	
33	CKV	Clock gate driver	
34	BORDER	Border connection	
35	VSS	Ground	
36	VSS	Ground	
37	VSS	Ground	
38	VSS	Ground	
39	VSS	Ground	




5-2) Panels Electrical Connection

SERVICE	CONNECTOR	TYPE NUMBER	NUMBER OF PINS	MATING CONNECTOR
Interface	JST	39FXL-RSM1-S-H-TB	39	Copper foil 0.3mm pitch



5-3) Panel Scan Direction





6. Electrical Characteristics

6-1) Absolute maximum rating

Parameter	Symbol	Rating	Unit
Logic Supply Voltage	VDD	-0.3 to +7	V
Positive Supply Voltage	V_{POS}	-0.3 to +18	V
Negative Supply Voltage	$V_{ m NEG}$	+0.3 to -18	V
Max .Drive Voltage Range	V_{POS} - V_{NEG}	36	V
Supply Voltage	VGH	-0.3 to +55	V
Supply Voltage	VGL	-32 to +0.3	V
Supply Range	VGH-VGL	-0.3 to +55	V
Operating Temp. Range	TOTR	0 to +50	$^{\circ}\!\mathbb{C}$
Storage Temperature	TSTG	-25 to +70	$^{\circ}$

6-2) Panel DC characteristics

Parameter	symbol	conditions	Min	Тур	Max	Unit
Signal ground	Vss			0		V
Lacia valtaca aumaly	VDD		2.75	3.3	3.6	V
Logic voltage supply	$I_{ m DD}$	VDD=3.3V		3.2	10	mA
Coto posotivo supply	VGL		-19	-20	-21	V
Gate negative supply	$ m I_{GL}$	VGL=-20V		1.3	4	mA
Cata Pasitiva sumply	VGH		26	27	28	V
Gate Positive supply	I_{GH}	VGH=27V		1.3	4	mA
Course no active supply	V_{NEG}		-15.4	-15	-14.6	V
Source negative supply	I_{NEG}	V_{NEG} =-15V		6	135	mA
Source Desitive supply	V_{POS}		14.6	15	15.4	V
Source Positive supply	I_{POS}	$V_{POS}=15V$		6.4	135	mA
Border supply	Vcom		-3.5	Adjusted	-0.3	V
Asymmetry source	Vasm	Vpos+Vneg	-800		800	mV
Carrieran	Vcom		-3.5	Adjusted	-0.3	V
Common voltage	Icom			0.42	0.8	mA
Maximum Power panel	Pmax				4300	mW
Typical power panel	Ptyp			265		mW
Standby power panel	Pstby				0.4	mW
	I_{DD}	VDD=3.3V	-150		150	mA
	$I_{ m GL}$	VGL=-20V	-630		630	mA
Rush current	I_{GH}	VGH=27V	-210		210	mA
Kusii cuitciit	I_{NEG}	V _{NEG} =-15V	-430			mA
	I_{POS}	V _{POS} =15V			430	mA
	Icom		-2.7		2.7	A


- The maximum power consumption is measured at 75 Hz operation with following pattern transition: from pattern of repeated 1 consecutive black scan lines followed by 1 consecutive white scan line to that of repeated 1 consecutive white scan lines followed by 1 consecutive black scan lines.(Note 6-1)
- The Typical power consumption is measured at 75 Hz operation with following pattern transition:




from horizontal 4 gray scale pattern to vertical 4 gray scale pattern.(Note 6-2)

- The standby power is the consumed power when the panel controller is in standby mode.
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Waveshare.
- Vcom is recommended to be set in the range of assigned value $\pm 0.1 V$
- The rush current is for reference only.

Note 6-1



Note 6-2



6-3) Refresh Rate

The module is applied at a maximum screen refresh rate of 75Hz.

	Min	Max
Refresh Rate	-	75Hz




6-4) Panel AC characteristics

VDD=2.75V to 3.6V, unless otherwise specified.


Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fckv	-	-	200	kHz
Minimum "L" clock pulse width	twL	0.5	-	-	us
Minimum "H" clock pulse width	twH	0.5	-	-	us
Clock rise time	trckv	-	-	100	ns
Clock fall time	tfckv	-	-	100	ns
SPV setup time	tSU	100	_	twH-100	ns
SPV hold time	tH	100	-	twH-100	ns
Pulse rise time	trspv	-	_	100	ns
Pulse fall time	tfspv	-	-	100	ns
Clock XCL cycle time	tcy	16.7	-	-	ns
D0 D7 setup time	tsu	8	-	-	ns
D0 D7 hold time	th	8	-	-	ns
XSTL setup time	tstls	8.35	-	-	ns
XSTL hold time	tstlh	8.35	-	-	ns
XLE on delay time	tLEdly	40	-	-	ns
XLE high-level pulse width (When VDD=2.73V to 3.6V)	tLEw	40	-	-	ns
XLE off delay time	tLEoff	200	-	-	ns
Output setting time to +/- 30mV(C _{load} =200pF)	tout	-	-	12	us
Frame Sync Length (Mode 1)	t1	1			1 line




OUTPUT LATCH CONTROL SIGNALS



CLOCK & DATA TIMING




CKV & SPV TIMING






GATE OUTPUT TIMING



Frame Sync Length



Note: First gate line on timing

After 5CKV, gate line is on .



6-5)Controller Timing

The timing mode is depicted on Figure 1 and Figure 2 and it refers to timing of Source Driver Output Enable (SDOE)⁽³⁾ and Gate Driver Clock (GDCK)⁽³⁾. Note, the controller timing in the mode LGON follows GDCK timing.




Figure 1 Line Timing in Mode 3

Note: LCK is an internal signal and it is shown for reference only.






Figure 2 Frame Timing in Mode 3

Timing Parameters Table

Mode	3	Resolution				
SDCK [MHz]	40			1600x1200		
Pixels Per SDCK	4					
Line	LSL	LBL	LDL	LEL	GDCK_STA	LGONL
Parameters[SDCK]	2	10	400	28	18	398
Line	-	-	-	-	-	-
Parameters[us]	0.05	0.25	10.00	0.70	0.45	9.95
Frame	FSL	FBL	FDL	FEL	-	FR [Hz]
Parameters [lines]	1	4	1200	7	-	75.01
Frame	-	-	-	-	-	-
Parameters [us]	11.00	44.00	13200.00	77.00	-	-

Note 1: For Freescale SoC GDOE Low pulse represent FSL and GDSP pulses with the first period of FBL

Note 2:

SDCLK = XCL

 $SDD[7:0] = D0 \sim D7$

 $SDCE_L = XSTL$

GDCK = CKV

GDSP = SPV

GDOE = Mode1

SDOE = XOE



7. Power Sequence


Power Rails must be sequenced in the following order:

- 1. VSS \rightarrow VDD \rightarrow VNEG \rightarrow VPOS (Source driver) \rightarrow VCOM
- 2. VSS \rightarrow VDD \rightarrow VGL \rightarrow VGH (Gate driver)

Note:


- VGL should be turned off after VNEG and VPOS have been turned off and returned to the ground state
- VGL should be turned off after the Vcom has been turned off and returned to the ground state.
- All of Vcom/VNEG/VPOS/VGN/VGL MUST turn off right after data transfer completes.

POWER ON




Note: If move from standby mode or power down to power on, VDD voltage must be set GND in the period of 700ms before VDD power on.





	Min	Max
Tsd	30us	-
Tde	100us	-
Тер	1000us	-
Tpv	100us	-
Tvd	100us	-
Ten	Ous	-
Tng	1000us	-
Tgv	100us	-
Tvdd	700ms	

POWER OFF





	Min	Max	Remark
Tdv	100μs	-	-
Tvg	0μs	-	-
Tgp	0μs	-	-
Tpn	0μs	-	-
Tne	0μs	-	-
Ted	0.5s	-	Discharged point @ -7.4 Volt

Note1: Supply voltages decay through pull-down resistors.



8. Optical characteristics

8-1) Specification

Measurements are made with that the illumination is under an angle of 45 degrees, the detector is perpendicular unless otherwise specified.

 $T = 25^{\circ}C$


Symbol	Parameter	Conditions	Min	Typ.	Max	Unit	Note
R	Reflectance	White	35	45	-	%	Note 8-1
Gn	N _{th} Grey Level	-	-	DS+(WS-DS) ×n/(m-1)	-	L*	-
CR	Contrast Ratio	-	10	16	-		-

WS: White state , DS: Dark state, Gray state from Dark to White :DS \cdot G1 \cdot G2... \cdot Gn... \cdot Gm-2 \cdot WS m:4 \cdot 8 \cdot 16 when 2 \cdot 3 \cdot 4 bits mode

Note 8-1: Luminance meter :Eye – One Pro Spectrophotometer.

8-2) Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (Rl) and the reflectance in a dark area (Rd): CR = Rl / Rd





8-3) Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance Factor_{white board} \quad x \quad (L_{center} / L_{white board})$

 L_{center} is the luminance measured at center in a white area (R=G=B=1). $L_{white\ board}$ is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



9.HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

WARNING

The display may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed

Mounting Precautions

- (1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
- (2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- 4) Acetic acid type and chlorine type materials for the cover case are not desirable because he former generates corrosive gas of attacking the PS at high temperature and the latter cause's circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Data sheet status

Product specification

This data sheet contains Preliminary product specifications.



Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other condition These are stress ratings only and operation of the device at these or at any other condition to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification



10. Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	T = +50°C, RH = 30% for 240 hrs	IEC 60 068-2-2Bp	
2	Low-Temperature Operation	T = 0°C for 240 hrs	IEC 60 068-2-2Ab	
3	Low-Temperature Storage	T = -25°C for 240 hrs Test in white pattern	IEC 60 068-2-1Ab	
4	High-Temperature, High-Humidity Operation	T = +40°C, $RH = 90%$ for 168 hrs	IEC 60 068-2-3CA	
5	High-Temperature Storage	T = +70°C, RH = 23% for 240 hrs	IEC 60 068-2-2Bp	
6	High-Temperature, High-Humidity Storage	T = +60°C, RH = 80% for 240 hrs	IEC 60 068-2-3CA	
7	Temperature Cycle	-25°C →+70°C, 100 Cycles 30min 30min Test in white pattern	IEC 60 068-2-14	
8	Solar radiation test 765 W/m² for 168hrs,40°C Test in white pattern		IEC60 068-2-5Sa	
9	Package Vibration	1.04G, Frequency: 10~500Hz Direction: X,Y,Z Duration: 1 hours in each direction	Full packed for shipment	
10	Package Drop Impact	Drop from height of 122 cm on concrete surface. Drop sequence: 1 corner,3 edges,6 faces One drop for each.	Full packed for shipment	
11	Electrostatic Effect (non-operating)	(Machine model)+/- 250V 0Ω, 200pF	IEC 62179, IEC 62180	
12	Stylus Tapping	POLYACETAL Pen: Top R:0.8mm Load: 300gf Speed: 30 times/min Total 13,500times		

Actual EMC level to be measured on customer application


Note: The protective film must be removed before temperature test.

< Criteria >

In the standard conditions, there is not display function NG issue occurred. (including: line defect, no image). All the cosmetic specification is judged before the reliability stress.




11. Block Diagram





12.Packing





13. Bar Code definition

1 : EPD model code

2 : Internal control codes

3: Internal control codes

4 : Internal control codes

5 : Year:

P: 2014 / Q: 2015 / R: 2016 /... / Z: 2024

6 : Month:

1:Jan. 2:Feb. ... 9:Sep. A:Oct. B:Nov. C:Dec.

7 : Serial number

00000-99999

8: Internal control codes