## Product Specifications

| Customer | Standard |
| :--- | :--- |
| Description | $1.54^{\prime \prime}$ E-PAPER DISPLAY |
| Model Name | 1.54 inch e-Paper B V2 |
| Date | $2021 / 01 / 11$ |
| Revision | 1.1 |

## Table of Contents

1. General Description ..... 4
1.1 Overview ..... 4
1.2 Feature ..... 4
1.3 Mechanical Specification. ..... 5
1.4 Mechanical Drawing of EPD module ..... 6
1.5 Input/Output Terminals ..... 7
1.6 Reference Circuit ..... 9
2. Environmental ..... 10
2.1 Handling, Safety and Environmental Requirements... ..... 10
2.2 Reliability test. ..... 12
3. Electrical Characteristics ..... 13
3.1 Absolute maximum rating ..... 13
3.2 DC Characteristics. ..... 13
3.3 Serial Peripheral Interface Timing ..... 15
3.4 Power Consumption ..... 15
3.5 MCU Interface ..... 16
4. Typical Operating Sequence. ..... 20
4.1 Normal Operation Flow ..... 20
5. Command Table ..... 21
6. Temperature Range ..... 27
7. Optical characteristics ..... 28
7.1 Specifications ..... 28
7.2 Definition of contrast ratio ..... 29
7.3 Reflection Ratio ..... 29
8. Point and line standard ..... 30
9. Packing ..... 32
10. Precautions ..... 33

| Version | Content | Date | Producer |
| :---: | :---: | :---: | :---: |
| 1.0 | New release | $2020 / 04 / 27$ |  |
| 1.1 | Updating | $2021 / 01 / 11$ |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

## 1. General Description

### 1.1 Overview

1.54inch e-Paper B is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The $1.5^{\prime \prime}$ active area contains $200 \times 200$ pixels, and has 1-bit B/W/R full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-D. SRAM.LUT, VCOM and border are supplied with each panel.

### 1.2 Features

- $200 \times 200$ pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Internal temperature sensor
- 10-byte OTP space for module identification
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/built-in temperature sensor


### 1.3 Mechanical Specifications

| Parameter | Specifications | Unit | Remark |
| :---: | :---: | :---: | :---: |
| Screen Size | 1.5 | Inch |  |
| Display Resolution | $200(\mathrm{H}) \times 200(\mathrm{~V})$ | Pixel | Dpi:188 |
| Active Area | $27.00(\mathrm{H}) \times 27.00(\mathrm{~V})$ | mm |  |
| Pixel Pitch | $0.135 \times 0.135$ | mm |  |
| Pixel Configuration | Square |  |  |
| Outline Dimension | $37.32(\mathrm{H}) \times 31.80(\mathrm{~V}) \times 0.9(\mathrm{D})$ | mm | Without <br> masking film |
| Weight | $2.1 \pm 0.2$ | g |  |

### 1.4 Mechanical Drawing of EPD module


share awesome hardware

### 1.5 Input/Output Terminals

| Pin \# | Single | Description | Remark |
| :---: | :---: | :---: | :---: |
| 1 | NC | No connection and do not connect with other NC pins | Keep Open |
| 2 | GDR | N-Channel MOSFET Gate Drive Control |  |
| 3 | RESE | Current Sense Input for the Control Loop |  |
| 4 | NC | No connection and do not connect with other NC pins e | Keep Open |
| 5 | VSH2 | This pin is Positive Source driving voltage |  |
| 6 | TSCL | I2C Interface to digital temperature sensor Clock pin |  |
| 7 | TSDA | I2C Interface to digital temperature sensor Date pin |  |
| 8 | BS1 | Bus selection pin | Note 1.5-5 |
| 9 | BUSY | Busy state output pin | Note 1.5-4 |
| 10 | RES \# | Reset | Note 1.5-3 |
| 11 | D/C \# | Data /Command control pin | Note 1.5-2 |
| 12 | CS \# | Chip Select input pin | Note 1.5-1 |
| 13 | SCL | serial clock pin (SPI) |  |
| 14 | SDA | serial data pin (SPI) |  |
| 15 | VDDIO | Power for interface logic pins |  |
| 16 | VCI | Power Supply pin for the chip |  |
| 17 | VSS | Ground |  |
| 18 | VDD | Core logic power pin |  |
| 19 | VPP | Power Supply for OTP Programming |  |
| 20 | VSH1 | This pin is Positive Source driving voltage |  |
| 21 | VGH | This pin is Positive Gate driving voltage |  |
| 22 | VSL | This pin is Negative Source driving voltage |  |
| 23 | VGL | This pin is Negative Gate driving voltage |  |
| 24 | VCOM | These pins are VCOM driving voltage |  |

Note 1.5-1: This pin (CS\#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS\# is pulled LOW.
Note 1.5-2: This pin (D/C\#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.
Note 1.5-3: This pin (RES\#) is reset signal input. The Reset is active low.
Note 1.5-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 1.5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4 -line SPI is selected. When it is "High", 3 -line SPI (9 bits SPI) is selected.

### 1.6 Reference Circuit



## 2. Environmental

### 2.1 HANDLI NG, SAFETY AND ENVI ROMENTAL REQUI REMENTS


#### Abstract

WARNING The display module should be kept flat or fixed to a rigid, curved support with limited bending along the long axis. It should not be used for continual flexing and bending. Handle with care. Should the display break do not touch any material that leaks out. In case of contact with the leaked material then wash with water and soap.


## CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.
IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

## Mounting Precautions

(1) It` s recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. (2) It`s recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
(3) You should adopt radiation structure to satisfy the temperature specification.
(4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
(5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
(6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
(7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.
share awesome hardware

| Data sheet status |  |
| :--- | :---: |
| Product specification | The data sheet contains final product specifications. |

## Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

## Application information

Where application information is given, it is advisory and dose not form part of the specification.

| Product Environmental certification |
| :--- | :--- |
| ROHS |
| REMARK |
| All The specifications listed in this document are guaranteed for module only. Post-assembled <br> operation or component(s) may impact module performance or cause unexpected effect or damage <br> and therefore listed specifications is not warranted after any Post-assembled operation. |

### 2.2 Reliability test

|  | TEST | CONDITION | REMARK |
| :---: | :---: | :---: | :---: |
| 1 | High-Temperature Operation | $\mathrm{T}=40^{\circ} \mathrm{C}$, RH=35\%RH, For 240 Hr |  |
| 2 | Low-Temperature Operation | $\mathrm{T}=0^{\circ} \mathrm{C}$ for 240 hrs |  |
| 3 | High-Temperature Storage | $\mathrm{T}=50^{\circ} \mathrm{C}$ RH=35\%RH For 240 Hr | Test in white pattern |
| 4 | Low-Temperature Storage | $\mathrm{T}=-25^{\circ} \mathrm{C}$ for 240 hrs Test in white pattern | Test in white pattern |
| 5 | High Temperature, HighHumidity Operation | $\mathrm{T}=40^{\circ} \mathrm{C}, \mathrm{RH}=90 \% \mathrm{RH}$, For 168 Hr |  |
| 6 | High Temperature, HighHumidity Storage | $\mathrm{T}=50^{\circ} \mathrm{C}, \mathrm{RH}=90 \% \mathrm{RH}$, For 240 Hr | Test in white pattern |
| 7 | Temperature Cycle | $-25^{\circ} \mathrm{C}(30 \mathrm{~min}) \sim 60^{\circ} \mathrm{C}(30 \mathrm{~min}), 50 \mathrm{Cycle}$ | Test in white pattern |
| 8 | Package Vibration | 1.04G,Frequency : 20~200Hz <br> Direction : X,Y,Z <br> Duration: 30 minutes in each direction | Full packed for shipment |
| 9 | Package Drop Impact | Drop from height of 100 cm on Concrete surface <br> Drop sequence: 1 corner, 3edges, 6face <br> One drop for each. | Full packed for shipment |
| 10 | UV exposure Resistance | $765 \mathrm{~W} / \mathrm{m}^{2}$ for $168 \mathrm{hrs}, 40^{\circ} \mathrm{C}$ |  |
| 11 | Electrostatic discharge | Machine model: $+/-250 \mathrm{~V}, 0 \Omega, 200 \mathrm{pF}$ |  |

Actual EMC level to be measured on customer application.
Note1: Stay white pattern for storage and non-operation test.
Note2: Operation is black/white/red pattern, hold time is 150 S .
Note3: The function, appearance ,opticals should meet the requirements of the test before and after the test.
Note4: Keep testing after 2 hours placing at $20^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}$.

## 3. ELECTRICAL CHARACTERISTICS

### 3.1 ABSOLUTE MAXIMUM RATING

Table 3.1-1: Maximum Ratings

| Symbol | Parameter | Rating | Unit | Humidity | Unit | Note |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CI}}$ | Logic supply voltage | -0.5 to +6.0 | V | - | - |  |
| $\mathrm{T}_{\mathrm{OPR}}$ | Operation temperature range | 0 to 40 | ${ }^{\circ} \mathrm{C}$ | 45 to70 | $\%$ | Note 3.1-1 |
| Tttg | Transportation temperature range | -25 to 60 | ${ }^{\circ} \mathrm{C}$ | - | - | Note3.1-2 |
| Tstg | Storage condition | 0 to 40 | ${ }^{\circ} \mathrm{C}$ | 45 to70 | $\%$ | Maximum storage time: 5 years |
| - | After opening the package | 0 to 40 | ${ }^{\circ} \mathrm{C}$ | 45 to70 | $\%$ |  |

Note 3.1-1: We guarantee the single pixel display quality for $0-35^{\circ} \mathrm{C}$, but we only guarantee the barcode readable for $35-40^{\circ} \mathrm{C}$. Normal use is recommended to refresh every 24 hours.
Note 3.1-2: Tttg is the transportation condition, the transport time is within 10 days for $-25^{\circ} \mathrm{C} \sim 0^{\circ} \mathrm{C}$ or $40^{\circ} \mathrm{C} \sim 60^{\circ} \mathrm{C}$.
Note 3.1-3: When the three-color product is stored. The display screen should be kept white and face up. In addition, please be sure to refresh the e-paper every three months.

### 3.2 DC CHARACTERISTICS

The following specifications apply for: $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{VCI}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=25^{\circ} \mathrm{C}$.
Table 3.2-1: DC Characteristics

| Symbol | Parameter | Test Condition | Applicable pin | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCI | VCI operation voltage | - | VCI | 2.2 | 3 | 3.7 | V |
| VIH | High level input voltage | - | SDA, SCL, CS\#, D/C\#, RES\#, BS1 | 0.8VDDIO | - | - | V |
| VIL | Low level input voltage | - |  | - | - | 0.2VDDIO | V |
| VOH | High level output voltage | $\mathrm{IOH}=-100 \mathrm{uA}$ | BUSY, | 0.9VDDIO | - | - | V |
| VOL | Low level output voltage | $\mathrm{IOL}=100 \mathrm{uA}$ |  |  | - | 0.1VDDIO | V |
| Iupdate | Module operating current |  |  | - | 2 |  | mA |
| Isleep | Deep sleep mode | VCI=3.3V |  | - |  | 3 | uA |

The Typical power consumption is measured using associated $25^{\circ} \mathrm{C}$ waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 3.2-1) .

- The listed electrical/optical characteristics are only guaranteed under the controller \& waveform provided by Waveshare.
- Vcom value will be OTP before in factory or present on the label sticker.

Note 3.2-1
The Typical power consumption
$\square$ $\square$


### 3.3 Serial Peripheral Interface Timing

The following specifications apply for: $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{VCI}=2.2 \mathrm{~V}$ to $3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=25^{\circ} \mathrm{C}$

## Write mode

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: |
| fSCL | SCL frequency (Write Mode) |  |  | 20 | MHz |
| tCSSU | Time CS\# has to be low before the first rising edge of SCLK | 60 |  |  | ns |
| tCSHLD | Time CS\# has to remain low after the last falling edge of SCLK | 65 |  |  | ns |
| tCSHIGH | Time CS\# has to remain high between two transfers | 100 |  |  | ns |
| tSCLHIGH | Part of the clock period where SCL has to remain high | 25 |  |  | ns |
| tSCLLOW | Part of the clock period where SCL has to remain low | 25 |  |  | ns |
| tSISU | Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL | 10 |  |  | ns |
| tSIHLD | Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL | 40 |  |  | ns |

## Read mode

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| fSCL | SCL frequency (Read Mode) |  |  | 2.5 | MHz |
| tCSSU | Time CS\# has to be low before the first rising edge of SCLK | 100 |  |  | ns |
| tCSHLD | Time CS\# has to remain low after the last falling edge of SCLK | 50 |  |  | ns |
| tCSHIGH | Time CS\# has to remain high between two transfers | 250 |  |  | ns |
| tSCLHIGH | Part of the clock period where SCL has to remain high | 180 |  |  | ns |
| tSCLLOW | Part of the clock period where SCL has to remain low | 180 |  |  | ns |
| tSOSU | Time SO(SDA Read Mode) will be stable before the next rising edge of SCL |  | 50 |  | ns |
| tSOHLD | Time SO (SDA Read Mode) will remain stable after the falling edge of SCL |  | 0 |  | ns |

Note: All timings are based on $20 \%$ to $80 \%$ of VDDIO-VSS


Figure 3.3-1 : SPI timing diagram

### 3.4 Power Consumption

| Parameter | Symbol | Conditions | TYP | Max | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Panel power consumption during update | - | $25^{\circ} \mathrm{C}$ | - | 33 | mAs | - |
| Deep sleep mode | - | $25^{\circ} \mathrm{C}$ | - | 3 | uA | - |

mAs=update average current $\times$ update time

### 3.5 MCU Interface

### 3.5.1 MCU interface selection

The display can support 3-wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in.

Table 3.5-1: MCU interface selection

| BS1 | MPU Interface |
| :---: | :---: |
| L | 4-lines serial peripheral interface (SPI) |
| H | 3-lines serial peripheral interface (SPI) -9 bits SPI |

### 3.5.2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C\# and CS\#, The control pins status in 4-wire SPI in writing command/data is shown in Table 3.5-2 and the write procedure 4-wire SPI is shown in Figue 3.5-2.

Table 3.5-2 : Control pins status of 4-wire SPI

| Function | SCL pin | SDA pin | D/C\# pin | CS\# pin |
| :--- | :---: | :---: | :---: | :---: |
| Write command | $\uparrow$ | Command bit | L | L |
| Write data | $\uparrow$ | Data bit | H | L |

## Note:

(1) L is connected to VSS and H is connected to VDDIO
(2) $\uparrow$ stands for rising edge of signal

In the write mode, SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C\# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C\# pin.


Figure 3.5-2: Write procedure in 4-wire SPI mode

In the Read mode:

1. After driving CS\# to low, MCU need to define the register to be read.
2. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0 with D/C\# keep low.
3. After SCL change to low for the last bit of register, D/C\# need to drive to high.
4. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS\# need to drive to high to stop the read operation.


Figure 3.5-2: Read procedure in 4-wire SPI mode

### 3.5.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS\#. The operation is similar to 4 -wire SPI while D/C\# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 3.5-3.

Table 3.5-3 : Control pins status of 3-wire SPI

| Function | SCL pin | SDA pin | D/C\# pin | CS\# pin |
| :--- | :---: | :---: | :---: | :---: |
| Write command | $\uparrow$ | Command bit | Tie LOW | L |
| Write data | $\uparrow$ | Data bit | Tie LOW | L |

## Note:

(1) L is connected to $\mathrm{V}_{\text {SS }}$ and H is connected to $\mathrm{V}_{\text {DDIO }}$
(2) $\uparrow$ stands for rising edge of signal

In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C\# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C\# bit which determines the following byte is command or data. When D/C\# bit is 0 , the following byte is command. When D/C \# bit is 1 , the following byte is data. shows the write procedure in 3-wire SPI


Figure 3.5-3: Write procedure in 3-wire SPI mode

In the Read mode:

1. After driving CS\# to low, MCU need to define the register to be read.
2. $D / C \#=0$ is shifted thru SDA with one rising edge of SCL
3. SDA is shifted into an 8 -bit shift register on each rising edge of SCL in the order of D7, D6, ... D0.
4. D/C\# = 1 is shifted thru SDA with one rising edge of SCL
5. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... DO.
6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS\# need to drive to high to stop the read operation.


Figure 3.5-3: Read procedure in 3-wire SPI mode

## 4. Typical Operating Sequence

### 4.1 Normal Operation Flow



## 5. COMMAND TABLE




| R/W\# | D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 12 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | SW RESET | It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode <br> During operation, BUSY pad will output high. <br> Note: RAM are unaffected by this command. |
| 0 | 0 | 20 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Master Activation | Activate Display Update Sequence The Display Update Sequence Option is located at R22h. BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images. |


| 0 | 0 | 21 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | Display Update Control 1 | RAM content option for Display Update <br> $\mathrm{A}[7: 0]=00 \mathrm{~h}[\mathrm{POR}]$ <br> $\mathrm{B}[7: 0]=00 \mathrm{~h}[\mathrm{POR}]$ <br> A[7:4] Red RAM option |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 |  | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |  |  |  |
| 0 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | 0000 | Normal |
|  |  |  |  |  |  |  |  |  |  |  |  | 0100 | Bypass RAM content as 0 |
|  |  |  |  |  |  |  |  |  |  |  |  | 1000 | Inverse RAM content |
|  |  |  | B7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | A[3:0] B | RAM option |
|  |  |  |  |  |  |  |  |  |  |  |  | 0000 | Normal |
|  |  |  |  |  |  |  |  |  |  |  |  | 0100 | Bypass RAM content as 0 |
|  |  |  |  |  |  |  |  |  |  |  |  | 1000 | Inverse RAM content |


| 0 | 0 | 22 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 |  |  |  |  |  |  |  |  |  |

Display
Update
Control 2

| Display Update Sequence Option: <br> Enable the stage for Master Activation <br> A[7:0]= FFh (POR) |
| :--- |
| Operating sequence Parameter <br> (in Hex) <br> Enable clock signal 80 <br> Disable clock signal 01 <br> Enable clock signal <br> $\rightarrow$ Enable Analog C0 <br> Disable Analog <br> $\rightarrow$ Disable clock signal 03 <br> Enable clock signal <br> $\rightarrow$ Load LUT with DISPLAY Mode 1 <br> $\rightarrow$ Disable clock signal 91 <br> Enable clock signal <br> $\rightarrow$ Load LUT with DISPLAY Mode 2 <br> $\rightarrow$ Disable clock signal 99 <br> Enable clock signal <br> $\rightarrow$ Load temperature value <br> $\rightarrow$ Load LUT with DISPLAY Mode 1 <br> $\rightarrow$ Disable clock signal B1 <br> Enable clock signal <br> $\rightarrow$ Load temperature value <br> $\rightarrow$ Load LUT with DISPLAY Mode 2 <br> $\rightarrow$ Disable clock signal B9 <br> Enable clock signal <br> $\rightarrow$ Enable Analog <br> $\rightarrow$ Display with DISPLAY Mode 1 <br> $\rightarrow$ Disable Analog <br> $\rightarrow$ Disable OSC C7 <br> Enable clock signal <br> $\rightarrow$ Enable Analog <br> $\rightarrow$ Display with DISPLAY Mode 2 <br> $\rightarrow$ Disable Analog CF |

UAVESHRRE
share awesome hardware


| R/W | D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 2D | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | OTP <br> Register <br> Read for <br> Display <br> Option | Read Register for Display Option: A[7:0]: VCOM OTP Selection (Command 0x37, Byte A) B[7:0]: VCOM Register (Command 0x2C) C[7:0]~G[7:0]: Display Mode (Command 0x37, Byte B to Byte F) [5 bytes] H[7:0]~K[7:0]: Waveform Version (Command 0x37, Byte G to Byte J) [4 bytes] |
| 1 | 1 |  | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |  |  |
| 1 | 1 |  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |  |
| 1 | 1 |  | C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |  |  |
| 1 | 1 |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 1 | 1 |  | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 |  |  |
| 1 | 1 |  | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 |  |  |
| 1 | 1 |  | G7 | G6 | G5 | G4 | G3 | G2 | G1 | G0 |  |  |
| 1 | 1 |  | H7 | H6 | H5 | H4 | H3 | H2 | H1 | H0 |  |  |
| 1 | 1 |  | I7 | I6 | I5 | I4 | I3 | I2 | I1 | I0 |  |  |
| 1 | 1 |  | J7 | J6 | J5 | J4 | J3 | J2 | J1 | J0 |  |  |
| 1 | 1 |  | K7 | K6 | K5 | K4 | K3 | K2 | K1 | K0 |  |  |


| 0 | 0 | 2E | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | UserRead | Read 10 Byte User ID stored in OTP: A[7:0]]~J[7:0]: UserID (R38, Byte A and Byte J) [10 bytes] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 |  | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |  |  |
| 1 | 1 |  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |  |
| 1 | 1 |  | C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |  |  |
| 1 | 1 |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 1 | 1 |  | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 |  |  |
| 1 | 1 |  | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 |  |  |
| 1 | 1 |  | G7 | G6 | G5 | G4 | G3 | G2 | G1 | G0 |  |  |
| 1 | 1 |  | H7 | H6 | H5 | H4 | H3 | H2 | H1 | H0 |  |  |
| 1 | 1 |  | I7 | I6 | I5 | I4 | I3 | I2 | I1 | I0 |  |  |
| 1 | 1 |  | J7 | J6 | J5 | J4 | J3 | J2 | J1 | J0 |  |  |




## 6. Temperature sensor operation

Following is the way of how to sense the ambient temperature of the module. First, use an external temperature sensor to get the temperature value and converted it into HEX format with below mapping table, then send command $0 \times 1 \mathrm{~A}$ with the HEX temperature value to the module thru the SPI interface.

The temperature value to HEX conversion is as follow:

1. If the Temperature value MSByte bit D11 = 0, then

The temperature is positive and value (DegC) $=+$ (Temperature value) / 16
2. If the Temperature value MSByte bit D11 = 1, then

The temperature is negative and value (DegC) $=\sim$ (2's complement of Temperature value) / 16

Table 6-1 : Example of 12-bit binary temperature settings for temperature ranges

| 12-bit binary <br> (2's complement) | Hexadecimal <br> Value | TR Value <br> [DegC] |
| :---: | :---: | :---: |
| 011111111111 | 7 FF | 128 |
| 011111111111 | 7 FF | 127.9 |
| 011001000000 | 640 | 100 |
| 010100000000 | 500 | 80 |
| 010010110000 | 4 B 0 | 75 |
| 001100100000 | 320 | 50 |
| 000110010000 | 190 | 25 |
| 000000000100 | 004 | 0.25 |
| 000000000000 | 000 | 0 |
| 111111111100 | FFC | -0.25 |
| 111001110000 | E70 | -25 |
| 110010010000 | C90 | -55 |

## 7. Optical characteristics

### 7.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

|  |  |  |  |  |  |  | $=25^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP. | MAX | UNIT | Note |
| R | Reflectance | White | 30 | 35 | - | \% | Note 7-1 |
| Gn | 2Grey Level | - | - | DS $+(\mathrm{WS}-\mathrm{DS}) \times \mathrm{n}(\mathrm{m}-1)$ | - | L* | - |
| CR | Contrast Ratio | - | 10 | 15 | - |  | - |
| KS | Black State L* value |  | - | 13 | 14 |  | Note 7-1 |
|  | Black State a* value |  | - | 3 | 4 |  | Note 7-1 |
| WS | White State L* value |  | 63 | 65 | - |  | Note 7-1 |
| RS | Red State L* value | Red | 25 | 28 | - |  | Note 7-1 |
|  | Red State a* value | Red | 36 | 40 | - |  | Note 7-1 |
| Panel's life | - | $0^{\circ} \mathrm{C} \sim 40^{\circ} \mathrm{C}$ |  | $5 y$ ars | - | - | Note 7-2 |
| Panel | Image Update | Storage and transportation | - | Update the white screen | - | - | - |
|  | Update Time | Operation | - | Suggest Updated once a day | - | - | - |

WS : White state, KS : Black State, RS: Red State
Note 7-1 : Luminance meter : i- One Pro Spectrophotometer
Note 7-2: We don't guarantee 5 years pixels display quality for humidity below $45 \% \mathrm{RH}$ or above 70\%RH;
Suggest Updated once a day;

### 7.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area ( Rd )() :

R1: white reflectance
Rd: dark reflectance
$C R=R 1 / R d$


### 7.3 Reflection Ratio

The reflection ratio is expressed as :
$R=$ Reflectance Factor white board $\quad x\left(L_{\text {center }} / L_{\text {white board }}\right)$
$L$ center is the luminance measured at center in a white area ( $R=G=B=1$ ). $L_{\text {white board }}$ is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees .

share awesome hardware

## 8. Point and line standard




Line Defect


Spot Defect
L=long $\quad W=$ wide $D=p o i n t ~ s i z e ~$

## 9. Packing



## 10. Precautions

(1) Do not apply pressure to the EPD panel in order to prevent damaging it.
(2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
(3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
(4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
(5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
(6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.

