

聯

NOVATEK

科

技

詠

NT35510

One-chip Driver IC with internal GRAM for 16.7M colors 480RGB x 864 a-Si TFT LCD with CPU / RGB / MIPI / MDDI Interface or without internal CGRAM for 16.7M colors 480RGB x 1024 a-Si TFT LCD with RGB Interface

**Data Sheet** 

# V0.05 Preliminary

10/18/2010

Version 0.05



# PRELIMINARY

REVISION HISTORY	8
1 DESCRIPTION	11
1.1 PURPOSE OF THIS DOCUMENT	11
1.2 GENERAL DESCRIPTION	11
2 FEATURES	12
3 BLOCK DIAGRAM	14
4 PIN DESCRIPTION	15
4.1 POWER SUPPLY PINS	
4.2 80-System Interface Pins	
4.4 RGB INTERFACE PINS	
4.5 MIPI/MDDI INTERFACE PINS	
4.6 INTERFACE LOGIC PINS	219
4.7 DRIVER OUTPUT PINS	
4.8 DC/DC Converter Pins	
4.9 LABC AND CABC CONTROL PINS	24
4.10 TEST PINS	25
5 FUNCTIONAL DESCRIPTION	26
5.1 MPU INTERFACE	26
5.1.1 Interface Type Selection	
5.1.2 80-series MPU Interface	27
5.1.3 Serial Interface.	
5.2 I2C INTERFACE	54
5.2.1 Slave Address of I2C	
5.2.2 Register Write Sequence of I2C Interface	55
5.2.3 RAM Data Write Sequence of I2C Interface	
5.2.4 Register Read Sequence of I2C Interface	
5.2.5 RAM Data Read Sequence of I2C Interface	59
5.3 MIPI INTERFACE	63
5.3.1 Display Module Pin Configuration for DSI	64
5.3.2 Display Serial Interface (DSI)	65
5.3.3 Memory Write/Read Format	
5.3.4 System Power-Up and Initialization	
5.4 MDDI INTERFACE	159
5.4.1 MDDI Link Protocol by The NT35510	
10/18/2010 2	Version 0.05



5.4.2 MDDI Link Packet Descriptions by the NT35510	
5.4.3 Writing Video Data to Memory Sequence	
5.4.4 Writing Register Sequence	
5.4.5 Reading Video Data from Memory Sequence	
5.4.6 Reading Register Sequence	
5.4.7 Hibernation Setting	
5.4.8 MDDI Deep Standby Mode Setting	
5.5 INTERFACE PAUSE	
5.6 DATA TRANSFER BREAK AND RECOVERY	
5.7 DISPLAY MODULE DATA TRANSFER MODES	179
5.8 RGB INTERFACE	180
5.8.1 General Description	
5.8.2 RGB Interface Timing Chart	
5.8.3 RGB Interface Mode Set	
5.8.4 RGB Interface Bus Width Set	
5.9 FRAME MEMORY	
5.9.1 Configuration	
5.9.2 Address Counter	
5.9.3 Interface to Memory Write Direction	
5.9.4 Frame Memory to Display Address Mapping	
5.10 TEARING EFFECT INFORMATION	
5.10.1 Tearing Effect Output Line	
5.10.2 Tearing Effect Bus Trigger	
5.11 Снескѕим	211
5.12 Power On/Off Sequence	
5.12.1 Case 1 – RESX line is held High or Unstable by Host at Power On	214
5.12.2 Case 2 – RESX line is held Low by host at Power On	215
5.12.3 Uncontrolled Power Off	215
5.13 Power Level Modes	
5.13.1 Definition	216
5.13.2 Power Level Mode Flow Chart	217
5.14 RESET FUNCTION	219
5.14.1 Register Default Value	219
5.14.2 Output or Bi-directional (I/O) Pins	221
5.14.3 Input Pins	221
10/18/2010 3	Version 0.05



5.15 SLEEP OUT-COMMAND AND SELF-DIAGNOSTIC FUNCTIONS OF THE DISPLAY MODULE	222
5.15.1 Register loading Detection	222
5.15.2 Functionality Detection	223
5.15.3 Chip Attachment Detection	224
5.16 DISPLAY PANEL COLOR CHARACTERISTICS	225
5.17 GAMMA FUNCTION	226
5.18 BASIC DISPLAY MODE	227
5.19 INSTRUCTION SETTING SEQUENCE	
5.19.1 Sleep In/Out Sequence	
5.19.2 Deep Standby Mode Enter/Exit Sequence	
5.20 INSTRUCTION SETUP FLOW	
5.20.1 Initializing with the Built-in Power Supply Circuits	230
5.20.2 Power OFF Sequence	
5.21 MTP WRITE SEQUENCE	
5.22 DYNAMIC BACKLIGHT CONTROL FUNCTION	
5.22.1 PWM Control Architecture	
5.22.2 Dimming Function for LABC and Manual Brightness Control	240
5.22.3 Dimming Function for CABC and Force PWM Function	243
5.22.4 PWM Signal Setting for CABC and LABC	244
5.22.5 Content Adaptive Brightness Control (CABC)	246
5.22.6 Ambient Light Sensor and Automatic Brightness Control (LABC)	247
5.23 COLUMN, 1-DOT, 2-DOT, 3-DOT AND 4-DOT INVERSION (VCOM DC DRIVE)	254
6 COMMAND DESCRIPTIONS	255
6.1 USER COMMAND SET	255
NOP (0000h)	259
SWRESET: Software Reset (0100h)	260
RDDID: Read Display ID (0400h~0402h)	261
RDNUMED: Read Number of Errors on DSI (0500h)	262
RDDPM: Read Display Power Mode (0A00h)	263
RDDMADCTL: Read Display MADCTL (0B00h)	264
RDDCOLMOD: Read Display Pixel Format (0C00h)	265
RDDIM: Read Display Image Mode (0D00h)	266
RDDSM: Read Display Signal Mode (0E00h)	267
RDDSDR: Read Display Self-Diagnostic Result (0F00h)	268
SLPIN: Sleep In (1000h)	269
10/18/2010 4	Version 0.05

# 

# PRELIMINARY

	SLPOUT: Sleep Out (1100h)	271
	PTLON: Partial Display Mode On (1200h)	273
	NORON: Normal Display Mode On (1300h)	274
	INVOFF: Display Inversion Off (2000h)	275
	INVON: Display Inversion On (2100h)	276
	ALLPOFF: All Pixel Off (2200h)	277
	ALLPON: All Pixel On (2300h)	279
	GAMSET: Gamma Set (2600h)	281
	DISPOFF: Display Off (2800h)	282
	DISPON: Display On (2900h)	
	CASET: Column Address Set (2A00h~2A03h)	284
	RASET: Row Address Set (2B00h~2B03h)	286
	RAMWR: Memory Write (2C00h)	288
	RAMRD: Memory Read (2E00h) PTLAR: Partial Area (3000h~3003h)	289
	PTLAR: Partial Area (3000h~3003h)	290
	TEOFF: Tearing Effect Line OFF (3400h)	293
	TEON: Tearing Effect Line ON (3500h)	294
	MADCTL: Memory Data Access Control (3600h)	295
2	IDMOFF: Idle Mode Off (3800h)	298
	IDMON: Idle Mode On (3900h)	
N	COLMOD: Interface Pixel Format (3A00h)	301
	RAMWRC: Memory Write Continue (3C00h)	302
	RAMRDC: Memory Read Continue (3E00h)	303
	STESL: Set Tearing Effect Scan Line (4400h~4401h)	304
	GSL: Get Scan Line (4500h~4501h)	306
	DPCKRGB: Display Clock in RGB Interface (4A00h)	307
	DSTBON: Deep Standby Mode On (4F00h)	308
	WRPFD: Write Profile Value for Display (5000h~500Fh)	309
	WRDISBV: Write Display Brightness (5100h)	310
	RDDISBV: Read Display Brightness (5200h)	311
	WRCTRLD: Write CTRL Display (5300h)	312
	RDCTRLD: Read CTRL Display Value (5400h)	314
	WRCABC: Write Content Adaptive Brightness Control (5500h)	316
	RDCABC: Read Content Adaptive Brightness Control (5600h)	317
	WRHYSTE: Write Hysteresis (5700h~573Fh)	318
10/1	8/2010 5 Version 0.0	5

# NØVATEK

7

# PRELIMINARY

WRGAMMSET: Write Gamma Setting (5800h~5807h)	
RDFSVM: Read FS Value MSBs (5A00h)	
RDFSVL: Read FS Value LSBs (5B00h)	
RDMFFSVM: Read Median Filter FS Value MSBs (5C00h)	
RDMFFSVL: Read Median Filter FS Value LSBs (5D00h)	
WRCABCMB: Write CABC minimum brightness (5E00h)	
RDCABCMB: Read CABC minimum brightness (5F00h)	
WRLSCC: Write Light Sensor Compensation Coefficient Value (6500h~6501h)	
RDLSCCM: Read Light Sensor Compensation Coefficient Value MSBs (6600h)	
RDLSCCL: Read Light Sensor Compensation Coefficient Value LSBs (6700h)	
RDBWLB: Read Black/White Low Bits (7000h)	
RDBkx: Read Bkx (7100h)	
RDBky: Read Bky (7200h)	
RDWx: Read Wx (7300h)	
RDWy: Read Wy (7400h)	
RDRGLB: Read Red/Green Low Bits (7500h)	
RDRx: Read Rx (7600h)	
RDRy: Read Ry (7700h)	
RDGx: Read Gx (7800h)	
RDGy: Read Gy (7900h)	
RDBALB: Read Blue/AColor Low Bits (7A00h)	
RDBx: Read Bx (7B00h)	
RDBy: Read By (7C00h)	
RDAx: Read Ax (7D00h)	
RDAy: Read Ay (7E00h)	
RDDDBS: Read DDB Start (A100h~A104h)	
RDDDBC: Read DDB Continue (A800h~A804h)	
RDFCS: Read First Checksum (AA00h)	
RDCCS: Read Continue Checksum (AF00h)	
RDID1: Read ID1 Value (DA00h)	
RDID2: Read ID2 Value (DB00h)	
RDID3: Read ID3 Value (DC00h)	
7 SPECIFICATIONS	355
7.1 Absolute Maximum Ratings	355
7.2 ESD PROTECTION LEVEL	355
10/18/2010 6	Version 0.05



# PRELIMINARY

7.3 LATCH-UP PROTECTION LEVEL
7.4 LIGHT SENSITIVITY
7.5 DC CHARACTERISTICS
7.5.1 Basic Characteristics
7.5.2 MIPI Characteristics
7.5.3 MDDI Characteristics
7.6 AC CHARACTERISTICS
7.6.1 Parallel Interface Characteristics (80-Series MCU)
7.6.2 Serial Interface Characteristics
7.6.3 I2C Bus Timing Characteristics
7.6.4 RGB Interface Characteristics
7.6.5 MIPI DSI Timing Characteristics
7.6.6 MDDI Timing Characteristics
7.6.7 Reset Input Timing
8 REFERENCE APPLICATIONS
8.1 MICROPROCESSOR INTERFACE
8.2 CONNECTIONS WITH PANEL
NOVANDISULO

#### 10/18/2010

#### Version 0.05



#### **REVISION HISTORY**

Version	Contents	Prepare d by	Checked by	Approved by	Date
0.00	Original	Kevin	SW	Dennis	2010/02/12
0.00	<ul> <li>Page 9, remove 320RGB x 480</li> <li>Page 10, Features, remove 320RGB x 480 and MUX description VGHO VGLO for gate control signals, remove VDDIM/VSSIM</li> <li>Page11, update power voltage range</li> <li>Page12, Block diagram</li> <li>Page 13 to 22: Add : VDD_DET,DIOPWR,PSWAP,DSWAP,VGHO,VGLO,VRGH, VREFCP,CSP,CSN,LVGL,C61P,C61N,VRGH, VREF,GOUT, Remove : VDDIM/VSSIM, VDDEL Update : MVDDL,VGL,VGH,Test pins</li> <li>Page23, update IF table</li> <li>Page102,103, change DSIM, DSIG bit Reg to 0xB100</li> <li>Page102,103, change DSIM, DSIG bit Reg to 0xB100</li> <li>Page201,modified to 480x864 memory</li> <li>Page202, update Whole Frame memory table</li> <li>Page201, update whole Frame memory table</li> <li>Page202, trid TBD</li> <li>Page225, 226 update VDD in figure</li> <li>Page235, Add chip attachment Detection section</li> <li>Page235, Add chip attachment Detection section</li> <li>Page272, Addia POSC, Example</li> <li>Page272, Add inversion section</li> <li>Page273, update FOSC, Example</li> <li>Page273, update CoSC, Example</li> <li>Page273, update COSC, Example</li> <li>Page273, update COSC, Example</li> <li>Page273, update COSC, Example</li> <li>Page273, update DIOPWR, VREFCP,VGMP1,VGLO</li> <li>Page273, 480 inversion section</li> <li>Page273, update DIOPWR, VREFCP,VGMP1,VGLO</li> <li>Page274, Modes Add Chip Attachment Detection setting</li> <li>Page275, update OSC, Example</li> <li>Page275, update DIOPWR, VREFCP,VGMP1,VGLO</li> <li>Page276, update COSC, SN,</li> <li>Page281, change name to RAMKP</li> <li>Page306 to 312, remove 320x 480 resolution setting</li> <li>Page337, 5400h Cmd add A and G bit</li> <li>Page336, Absolute Max Rating for MV HV, remove VDDIM</li> <li>Page386, Absolute Max Rating for MV HV, remove VDDIM</li> <li>Page386, Absolute Max Rating for MV HV, remove VDDIM</li> <li>Page386, VDDIM remove</li> <li>Page386, VdeV value modified</li> <li>Page377, 379, A1,A8 cmd update</li> <li>Page387 to 396, VDI to 3.3V</li> </ul>	Kevin	SW	Dennis	2010/02/12
	<ul> <li>Page362 to 376 70h to 7Eh cmd default value</li> <li>Page28,29,30,40,41,42 MPU figure update</li> <li>Page 12,274 Block and power architecture update</li> </ul>				

#### 10/18/2010

#### Version 0.05



# PRELIMINARY

# NT35510

			1	1	
	- Page 10,remove 360RGB x 640, Add 480RGBx720				
	- Page 11, update GPO[3:0]				
	- Page 12, update VGHO, VGLO				
	- Page 13, update Block Diagram				
	- Page 18, update IM, GPO, VSEL, and EXB1T				
	- Page 20, update VGLO,LVGL				
	- Page 21, update VGLX, VGL_REG, Remove CP6_P/N				
	- Page 23, update VDD_BC				
	- Page 24, update CONTACT1~4, VSSIDUM				
	- Page 25, update IF description table				
0.02	- Page 207, update Address Counter	Kevin	SW	Dennis 🔨	2010/04/06
	- Page 235, update Resolution Data			A IN	Δ
	- Page 252, remove CLED_VOL		251		
	- Page 271, remove KB_CLED_VOL		$\alpha \parallel 1$		
	- Page 277, add 4 dot inversion				
	- Page 306,308,313,326 resolution update, remove nHD, add 480x720			v	
	- Page 384, update absolute voltage				
	- Page 385, update DC spec				
	- Page 386, update Note3,Note5				
	- Page 405, update resolution				
	- Page 406, update Alignment Mark				
	- Page 10,11,205,206,234,305,307,312,325,404, update resolution				
	- Page 13, update Block diagram				
	- Page 17-24, update pin description(MDDI not support DSWAP,				
	Update TE_R,TE_L, DSTB_SEL, RESX,VSEL,VREF_PWR, I2C_SDA				
- C	remove VDD_BD, ENDIOV)				
$\mathcal{A} = \mathcal{A}$	- Page 104,121, remove generic data type 0x24				
JII/AI	- Page 134, update EoTP Option				
$\  \langle z \rangle$	- Page 175, update MDDI support type				
	- Page 176,177, update sub frame header, link shut down packet		<b></b>		
0.03	- Page 179,180, update skew calibration packet, client capability packet	Kevin	SW	Dennis	2010/05/18
	- Page 184, update packet type is 20				
	- Page 209,214, update TE off,output is low, tering effect bus trigger				
	- Page 241, update gamma to 10 bits setting				
	- Page 276, update 3-dots inversion				
	- Page 384, update VIH, VIL, VOH, VOL				
	- Page 388, update hibernation wake up				
	- Page 390,392 update Note2				
	- Remove pad chapter to application note				

#### 10/18/2010

Version 0.05



<ul> <li>Page 14, update Block diagram of RGBBP</li> <li>Page 16, update WRX/SCL/2C_SCL, SD/I/2C_SDA</li> <li>Page 19-25, update IM3 pin description, RGBBP(remove I2C_SA1) OSC_Test description, RGBP(remove I2C_SA1)</li> <li>OSC_Test description, RGBP(remove I2C_SA1)</li> <li>OSC_Test description, RGBP(remove I2C_SA1)</li> <li>Page 21, update IM table</li> <li>Page 42-44, update MP Uread scription</li> <li>Page 42-44, update MP Uread scription</li> <li>Page 42-44, update MP Uread scription</li> <li>Page 43, update I2C Address</li> <li>Page 181, 182, update 16 bit SPI pause description</li> <li>Page 181, 182, update RGB figure</li> <li>Page 230, update RGB figure</li> <li>Page 238-258, update one dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 238-258, update one dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 238-258, update one dimming control for LABC &amp; CABC, remove KBBC remove KBBC remove KBBC Cmd</li> <li>Page 230, update 0x41 (xx8 Cmd</li> <li>Page 230, update 0x41 (xx8 Cmd</li> <li>Page 181, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 40RGBX360</li> <li>Page 183, update note for min_porch of RGB interface</li> <li>Page 183, update note for min_porch of RGB interface</li> <li>Page 33, update note for min_porch of RGB interface</li> <li>Page 33, update note for min_porch of RGB interface</li> <li>Page 312, 314, update typo for data format in table</li> <li>Page 312, 314, update tipor for DETH and BL</li> <li>Page 312, 314, update fugures, MI setting</li> <li>Page 374; update figures, MI setting</li> </ul>				T		1
<ul> <li>Page 19-25, update IM3 pin description, RGBBP(remove I2C_SA1) OSC_Test description, KBBC to test pin</li> <li>Page 21, update VREF_PWR description</li> <li>Page 22, update IM table</li> <li>Page 42-44, update MPU read scription</li> <li>Page 42-44, update SPI+RGB or SPI+MDDI description</li> <li>Page 43-52, update SPI+RGB or SPI+MDDI description</li> <li>Page 640, update I2C Address</li> <li>Page 181,182, update 16 bit SPI pause description</li> <li>Page 237, MTP sequence</li> <li>Page 237, MTP sequence dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 237, MTP sequence dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 262, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update CNA1,0xA8 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 15, update MTP_PWR application voltage</li> <li>Page 18, update DSWAP</li> <li>Page 18, update DSWAP</li> <li>Page 38, 44, update it 6 at 678-bit only in SPI</li> <li>Page 38, 44, update it 67 min. prov of RGB interface</li> <li>Page 38, 44, update it 67 min. prov of RGB interface</li> <li>Page 312, 314, update for min. provi of RGB interface</li> <li>Page 312, 314, update for min. provi of RGB interface</li> <li>Page 312, 314, update itypo for DETICL and BL</li> <li>Page 312, 314, update figures, IM setting</li> </ul>		<ul> <li>Page 14, update Block diagram of RGBBP</li> </ul>				
OSC_Test description, KBBC to test pin - Page 21, update VREF_PWR description - Page 24, update IM table - Page 42-44, update MPU read scription - Page 49-52, update SPI+RGB or SPI+MDDI description - Page 60, update 16 bit SPI pause description - Page 80, update 16 bit SPI pause description - Page 237, MTP sequence - Page 237, MTP sequence - Page 238-258, update one dimming control for LABC & CABC, remove KBBC function description - Page 260, update 10x04 Cmd, remove KBBC Cmd - Page 282, update 0x04 Cmd, remove KBBC Cmd - Page 282, update 0x04 Cmd, remove KBBC Cmd - Page 282, update 0x04, 0x04 STM - Page 282, update 0x04, 0x04 STM - Page 281, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360 - Page 15, update TF_PWR application voltage - Page 18, update DSWAP - Page 38, 44, update typo for data format in table - Page 38, update cord at 658-bit only in SPI - Page 38, update end data 658-bit only in SPI - Page 312, 314, update note for min. proort on QEB interface - Page 312, 314, update form SITP, PWR voltage - Page 312, 314, update forms - Page 312, 314, update f		<ul> <li>Page 16, update WRX/SCL/I2C_SCL, SDI/I2C_SDA</li> </ul>				
<ul> <li>Page 21, update VREF_PWR description</li> <li>Page 226, update IM table</li> <li>Page 42-44, update MPU read scription</li> <li>Page 49-52, update SPI+RGB or SPI+MDDI description</li> <li>Page 49-52, update SPI+RGB or SPI+MDDI description</li> <li>Page 49-52, update SPI+RGB or SPI+MDDI description</li> <li>Page 181, 182, update 16 bit SPI pause description</li> <li>Page 200, update 12C Address</li> <li>Page 200, update 17E waveform in RGB mode 2</li> <li>Page 238-258, update one dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 238-258, update one dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 261, update 0x1, 0x48 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 15, update 0x34, 0x48 Cmd</li> <li>Page 16, update CSX, RDX, DD/X, SDI, SDO</li> <li>Page 18, update read data 8-8-bit only in SPI</li> <li>Page 33, update note for min-porch of RGB interface</li> <li>Page 33, update note for min-porch of RGB interface</li> <li>Page 33, update note for min-porch of RGB interface</li> <li>Page 325, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372, update figures, IM setting</li> </ul>		- Page 19~25, update IM3 pin description,RGBBP(remove I2C_SA1)				
<ul> <li>Page 26, update IM table</li> <li>Page 42-44, update MPU read scription</li> <li>Page 49-52, update SPI+RGB or SPI+MDDI description</li> <li>Page 60, update 12C Address</li> <li>Page 181, 182, update 16 bit SPI pause description</li> <li>Page 187-189, update RGB figure</li> <li>Page 238-258, update one dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update 0x04, 0xA8 Cmd</li> <li>Page 261, update OxA1, 0xA8 Cmd</li> <li>Page 181, 112, 190, 191, 219, 284-287, 291, 304, 376 remove 480RGBx380</li> <li>Page 18, update note for min. porch of RGB interface</li> <li>Page 38, 44, update note for min. porch of RGB interface</li> <li>Page 232, update 0x04 Cmd, remove of RGB interface</li> <li>Page 312, 314, update note for min. porch of RGB interface</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 312, 314, update figures, IM Setting</li> </ul>		OSC_Test description, KBBC to test pin				
<ul> <li>Page 42-44, update MPU read scription</li> <li>Page 49-52, update SPI+RGB or SPI+MDDI description</li> <li>Page 60, update 12C Address</li> <li>Page 181, 182, update RGB figure</li> <li>Page 181, 182, update RGB figure</li> <li>Page 238, 258, update one dimming control for LABC &amp; CABC, remove KBBC function, register</li> <li>Page 260, update 0xA1, 0xA8 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 11, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360</li> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update nob diver in table</li> <li>Page 38, 44, update rupo for data format in table</li> <li>Page 38, update note for min. porch of RGB interface</li> <li>Page 233, update note for min. porch of RGB interface</li> <li>Page 233, update note for min. porch of RGB interface</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372, update figures, IM setting</li> </ul>		- Page 21, update VREF_PWR description				
<ul> <li>Page 49–52, update SPI+RGB or SPI+MDDI description</li> <li>Page 60, update I2C Address</li> <li>Page 181, 182, update 16 bit SPI pause description</li> <li>Page 187, 189, update RGB figure</li> <li>Page 200, update TE waveform in RGB mode 2</li> <li>Page 237, MTP sequence</li> <li>Page 238, 258, update one dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 260, update 0x04, 0xA8 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 11, 12, 190, 191, 219, 284–287, 291, 304, 376, remove 480RGBx360</li> <li>Page 16, update CSX, RDX DO/X, SDI, SDO</li> <li>Page 18, update note for min- porth of RGB interface</li> <li>Page 18, update note for min- porth of RGB interface</li> <li>Page 233, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 312, 314, update figures, IM setting</li> </ul>		- Page 26, update IM table				
0.04Page 60, update I2C Address Page 181,182, update 16 bit SPI pause description Page 187-189, update RGB figure Page 200, update TE waveform in RGB mode 2 Page 237, MTP sequence Page 238-258, update one dimming control for LABC & CABC, remove KBBC function description Page 280, update 0x04 Cmd, remove KBBC Cmd Page 11, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360 Page 15, update CSx, RDX DD/X, SDI, SDO Page 18, update DSWAP Page 38, 44, update tops for data format in table Page 38, update read data 8-8-bit only in SPIKevinSWDennis2010/10/150.05Page 183, 184, update note for min. porch of RGB interface Page 312, 314, update typo for CTRL and BL Page 373, update figures, IM settingKevinSWDennis2010/10/15		- Page 42~44, update MPU read scription				
0.04       - Page 181, 182, update 16 bit SPI pause description       SW       Dennis       2010/07/27         - Page 187, -189, update RGB figure       - Page 200, update TE waveform in RGB mode 2       -       -       -       -       Page 238, -258, update one dimming control for LABC & CABC, remove KBBC function description       -       -       Page 238, -258, update one dimming control for LABC & CABC, remove KBBC function description       -       Page 260, update 0x04 Cmd, remove KBBC Cmd       -       -       Page 262, update 0x04 Cmd, remove KBBC Cmd       -       -       Page 262, update 0x04 Cmd, remove KBBC Cmd       -       -       Page 11, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360       -       -       Page 16, update CSX, RDX, DC/X, SDI, SDO       -       Page 16, update CSX, RDX, DC/X, SDI, SDO       -       Page 18, update read data 8-8-8-bit only in SPI       SW       Dennis       2010/10/15         0.05       - Page 183, 164, update note for min. porch of RGB interface       Kevin       SW       Dennis       2010/10/15         0.05       - Page 235, 236, remove PWM_ENH_OE bit (keep x2)       -       Page 371, 372, update figures       Evide 40 Cmd		- Page 49~52, update SPI+RGB or SPI+MDDI description				
<ul> <li>Page 181,182, update 16 bit SPI pause description</li> <li>Page 187-189, update RGB figure</li> <li>Page 200, update TE waveform in RGB mode 2</li> <li>Page 237, MTP sequence</li> <li>Page 238-258, update one dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update 0x41,0xA8 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 11, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360</li> <li>Page 15, update MTP_PWR application voltage</li> <li>Page 18, update DSWAP</li> <li>Page 18, update to for min. porch of RGB interface</li> <li>Page 133, 184, update topo for data format in table</li> <li>Page 232, update nead data 8-8-8-bit only in SPI</li> <li>0.05</li> <li>Page 133, 184, update topo for BCTRL and BL</li> <li>Page 371, 372, update figures</li> <li>Page 373: update figures, IM setting</li> </ul>	0.04	- Page 60, update I2C Address		014/		0040/07/07
<ul> <li>Page 200, update TE waveform in RGB mode 2</li> <li>Page 237, MTP sequence</li> <li>Page 238-258, update one dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update 0xA1,0xA8 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 11, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360</li> <li>Page 15, update MTP_PWR application voltage</li> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update DSWAP</li> <li>Page 38 &amp; 44, update typo for data format in table</li> <li>Page 33, update note for min-port of RGB interface</li> <li>Page 232, update MTP sequence and MTP_PWR voltage</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372; update figures</li> <li>Page 373; update figures, IM setting</li> </ul>	0.04	- Page 181,182, update 16 bit SPI pause description	Kevin	Svv	Dennis	2010/07/27
<ul> <li>Page 200, update TE waveform in RGB mode 2</li> <li>Page 237, MTP sequence</li> <li>Page 238-258, update one dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update 0xA1,0xA8 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 11, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360</li> <li>Page 15, update MTP_PWR application voltage</li> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update DSWAP</li> <li>Page 38 &amp; 44, update typo for data format in table</li> <li>Page 33, update note for min-port of RGB interface</li> <li>Page 232, update MTP sequence and MTP_PWR voltage</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372; update figures</li> <li>Page 373; update figures, IM setting</li> </ul>		- Page 187~189, update RGB figure			7	
<ul> <li>Page 237, MTP sequence</li> <li>Page 238-258, update one dimming control for LABC &amp; CABC, remove KBBC function description</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update 0xA1,0xA8 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 11, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360</li> <li>Page 15, update MTP_PWR application voltage</li> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update DSWAP</li> <li>Page 38, 844, update typo for data format in table</li> <li>Page 23, update for min. porch of RGB interface</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372: update figures</li> <li>Page 373: update figures, IM setting</li> </ul>					A A	
<ul> <li>remove KBBC function description</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update 0xA1, 0xA8 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 11, 12, 190, 191, 219, 284~287, 291, 304, 376, remove 480RGBx360</li> <li>Page 15, update MTP_PWR application voltage</li> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update DSWAP</li> <li>Page 38 &amp; 44, update typo for data format in table</li> <li>Page 53, update read data 8-8-8-bit only in SPI</li> <li>Page 183, 184, update note for min. porch of RGB interface</li> <li>Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 371, 372, update figures</li> <li>Page 373: update figures, IM setting</li> </ul>				251		
<ul> <li>remove KBBC function description</li> <li>Page 260, update 0x04 Cmd, remove KBBC Cmd</li> <li>Page 262, update 0xA1, 0xA8 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 11, 12, 190, 191, 219, 284~287, 291, 304, 376, remove 480RGBx360</li> <li>Page 15, update MTP_PWR application voltage</li> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update DSWAP</li> <li>Page 38 &amp; 44, update typo for data format in table</li> <li>Page 53, update read data 8-8-8-bit only in SPI</li> <li>Page 183, 184, update note for min. porch of RGB interface</li> <li>Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 371, 372, update figures</li> <li>Page 373: update figures, IM setting</li> </ul>		- Page 238~258, update one dimming control for LABC & CABC,		n III I		71
<ul> <li>Page 262, update 0xA1,0xA8 Cmd</li> <li>Remove all the KBBC related function, register</li> <li>Page 11, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360</li> <li>Page 15, update MTP_PWR application voltage</li> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update DSWAP</li> <li>Page 38 &amp; 44, update typo for data format in table</li> <li>Page 53, update read data 8-8-8-bit only in SPI</li> <li>0.05</li> <li>Page 183, 184, update note for min. porch of RGB interface</li> <li>Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372: update figures</li> <li>Page 373: update figures, IM setting</li> </ul>						
- Remove all the KBBC related function, register         - Page 11, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360         - Page 15, update MTP_PWR application voltage         - Page 16, update CSX, RDX, DC/X, SDI, SDO         - Page 18, update DSWAP         - Page 38 & 44, update typo for data format in table         - Page 13, update read data 8-8-bit only in SPI         - Page 18, update note for min. porch of RGB interface         - Page 232, update mTP sequence and MTP_PWR voltage         - Page 312, 314, update typo for BCTRL and BL         - Page 371, 372; update figures         - Page 373; update figures, IM setting		- Page 260,update 0x04 Cmd, remove KBBC Cmd			V	
<ul> <li>Page 11, 12, 190, 191, 219, 284-287, 291, 304, 376, remove 480RGBx360</li> <li>Page 15, update MTP_PWR application voltage</li> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update DSWAP</li> <li>Page 38 &amp; 44, update typo for data format in table</li> <li>Page 53, update read data 8-8-8-bit only in SPI</li> <li>Page 183, 184, update note for min. porch of RGB interface</li> <li>Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 371, 372: update figures</li> <li>Page 373: update figures, add RGB+I2C</li> <li>Page 374: update figures, IM setting</li> </ul>		- Page 262, update 0xA1,0xA8 Cmd	]]			
remove 480RGBx360 - Page 15, update MTP_PWR application voltage - Page 16, update CSX, RDX, DC/X, SDI, SDO - Page 18, update DSWAP - Page 38 & 44, update typo for data format in table - Page 53, update read data 8-8-8-bit only in SPI 0.05 - Page 183, 184, update note for min. porch of RGB interface - Page 232, update MTP sequence and MTP_PWR voltage - Page 235, 236, remove PWM_ENH_OE bit (keep x2) - Page 312, 314, update typo for BCTRL and BL - Page 371, 372: update figures - Page 373: update figures, IM setting - Page 374: update figures, IM setting		- Remove all the KBBC related function, register			1	
<ul> <li>Page 15, update MTP_PWR application voltage</li> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update DSWAP</li> <li>Page 38 &amp; 44, update typo for data format in table</li> <li>Page 53, update read data 8-8-8-bit only in SPI</li> <li>Page 183, 184, update note for min. porch of RGB interface</li> <li>Page 232, update MTP sequence and MTP_PWR voltage</li> <li>Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 371, 372: update figures</li> <li>Page 373: update figure, add RGB+I2C</li> <li>Page 374: update figures, IM setting</li> </ul>		- Page 11, 12, 190, 191, 219, 284~287, 291, 304, 376,				
<ul> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update DSWAP</li> <li>Page 38 &amp; 44, update typo for data format in table</li> <li>Page 53, update read data 8-8-8-bit only in SPI</li> <li>Page 183, 184, update note for min. porch of RGB interface</li> <li>Page 232, update MTP sequence and MTP_PWR voltage</li> <li>Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372: update figures</li> <li>Page 373: update figure, add RGB+I2C</li> <li>Page 374: update figures, IM setting</li> </ul>		remove 480RGBx360				
<ul> <li>Page 16, update CSX, RDX, DC/X, SDI, SDO</li> <li>Page 18, update DSWAP</li> <li>Page 38 &amp; 44, update typo for data format in table</li> <li>Page 53, update read data 8-8-8-bit only in SPI</li> <li>Page 183, 184, update note for min. porch of RGB interface</li> <li>Page 232, update MTP sequence and MTP_PWR voltage</li> <li>Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372: update figures</li> <li>Page 373: update figure, add RGB+I2C</li> <li>Page 374: update figures, IM setting</li> </ul>		- Page 15, update MTP_PWR application voltage				
<ul> <li>Page 18, update DSWAP</li> <li>Page 38 &amp; 44, update typo for data format in table</li> <li>Page 53, update read data 8-8-8-bit only in SPI</li> <li>Page 183, 184, update note for min. porch of RGB interface</li> <li>Page 232, update MTP sequence and MTP_PWR voltage</li> <li>Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372; update figures</li> <li>Page 373: update figures, add RGB+I2C</li> <li>Page 374: update figures, IM setting</li> </ul>				<u> </u>		
<ul> <li>- Page 53, update read data 8-8-8-bit only in SPI</li> <li>- Page 183, 184, update note for min. porch of RGB interface</li> <li>- Page 232, update MTP sequence and MTP_PWR voltage</li> <li>- Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>- Page 312, 314, update typo for BCTRL and BL</li> <li>- Page 371, 372: update figures</li> <li>- Page 373: update figure, add RGB+I2C</li> <li>- Page 374: update figures, IM setting</li> </ul>						
<ul> <li>- Page 53, update read data 8-8-8-bit only in SPI</li> <li>- Page 183, 184, update note for min. porch of RGB interface</li> <li>- Page 232, update MTP sequence and MTP_PWR voltage</li> <li>- Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>- Page 312, 314, update typo for BCTRL and BL</li> <li>- Page 371, 372: update figures</li> <li>- Page 373: update figure, add RGB+I2C</li> <li>- Page 374: update figures, IM setting</li> </ul>		- Page 38 & 44, update typo for data format in table				
0.05       - Page 183, 184, update note for min. porch of RGB interface       Kevin       SW       Dennis       2010/10/15         - Page 232, update MTP sequence and MTP_PWR voltage       - Page 235, 236, remove PWM_ENH_OE bit (keep x2)       Fage 312, 314, update typo for BCTRL and BL       Fage 371, 372; update figures       Fage 373; update figure, add RGB+I2C       Fage 374; update figures, IM setting       Fage 374; update figures, IM setting       Fage 374; update figures       Fage 374; update figur			2			
<ul> <li>Page 232, update MTP sequence and MTP_PWR voltage</li> <li>Page 235, 236, remove PWM_ENH_OE bit (keep x2)</li> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372: update figures</li> <li>Page 373: update figure, add RGB+I2C</li> <li>Page 374: update figures, IM setting</li> </ul>	0.05		Kevin	SW	Dennis	2010/10/15
Page 235, 236, remove PWM_ENH_OE bit (keep x2)     Page 312, 314, update typo for BCTRL and BL     Page 371, 372: update figures     Page 373: update figure, add RGB+I2C     Page 374: update figures, IM setting						
<ul> <li>Page 312, 314, update typo for BCTRL and BL</li> <li>Page 371, 372: update figures</li> <li>Page 373: update figure, add RGB+I2C</li> <li>Page 374: update figures, IM setting</li> </ul>	)    <i>[A</i>					
<ul> <li>Page 371, 372: update figures</li> <li>Page 373: update figure, add RGB+I2C</li> <li>Page 374: update figures, IM setting</li> </ul>						
- Page 373: update figure, add RGB+I2C - Page 374: update figures, IM setting	N ~					
- Page 374: update figures, IM setting						
- Fage 575. update indules, IVI setting		- Page 375: update figures, IM setting				

#### 10/18/2010

Version 0.05

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

10



#### **1 DESCRIPTION**

#### 1.1 Purpose of this Document

This document has been created to provide complete reference specifications for the NT35510. IC design engineers should refer to these specifications when designing ICs, test engineers when testing the compliance of manufactured ICs to guarantee their performance, and application engineers when helping customers to make sure they are using this IC properly.

#### **1.2 General Description**

The NT35510 device is a single-chip solution for a-Si TFT LCD that incorporates gate drivers and is capable of 480RGBx864, 480RGBx854, 480RGBx800, 480RGBx720, 480RGBx640 with internal CGRAM and 480RGB x 1024 by pass internal CGRAM. It includes a 9,953,280 bits internal memory, a timing controller with glass interface level-shifters and a glass power supply circuit.

The NT35510 supports MDDI interface, MIPI Interface, 16/18/24 bits RGB interface, 8/16/24-bit system interfaces, serial peripheral interfaces (SPI) and I2C interface. The specified window area can be updated selectively, so that moving pictures can be displayed simultaneously independent of the still picture area. The 480RGB x 1024 by pass CGRAM application is used for RGB interface only.

The NT35510 is also able to make gamma correction settings separately for RGB dots to allow benign adjustments to panel characteristics, resulting in higher display qualities. The IC possesses internal GRAM that stores 480-RGB x 864-dot 16.77M-color images. A deep standby mode is also supported for lower power consumption.

This LSI is suitable for small or medium-sized portable mobile solutions requiring long-term driving capabilities, including bi-directional pagers, digital audio players, cellular phones and handheld PDA..

#### 10/18/2010

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

11



#### 2 FEATURES

- Single chip WVGA a-Si TFT LCD Controller/driver with Display RAM.
- Display resolution option
  - 480RGB x 1024 by pass GRAM
  - 480RGB x 864 with 480x24-bitsx 864 GRAM
  - 480RGB x 854 with 480x24-bitsx 854 GRAM
  - 480RGB x 800 with 480x24-bitsx 800 GRAM
  - 480RGB x 720 with 480x24-bitsx 720 GRAM
  - 480RGB x 640 with 480x24-bitsx 640 GRAM
- Display data RAM (frame memory): 480 x 864 x 24-bits = 9,953,280 bits
- Display mode (Color mode)
  - Full color mode: 16.7M-colors
  - Reduce color mode: 262K colors
  - Reduce color mode: 65K colors
  - Idle mode: 8-colors
- ♦ Interface
  - 8-/16-/24-bits 80-series MPU interface
  - 16-bit serial peripheral interface
  - I2C interface
  - 16-/18-/24-bits RGB interface (DE mode and SYNC mode with polarity of HS/VS can be set by register)
  - MIPI Display Serial Interface (DSI V1.01 r11 and D-PHY V1.0, 1 clock and 1 or 2 data lane pairs)
  - Mobile Display Digital Interface (MDDI V1.2, 1 strobe and 1 or 2 data lane pairs)
- Display features
  - Window address functions for specifying a rectangular area on the internal RAM to write data
  - Individual gamma correction setting for RGB dots
  - Deep standby function

#### On chip

- VGHO/VGLO voltage generator for gate control signal and panel
- Oscillator for display clock
- Supports gate control signals to gate driver in the panel
- On module color characteristics
- On module checksums checking
- Four GPO (General Purpose Output) pins for external control
- ♦ Supply voltage range
  - I/O supply voltage range for VDDI to VSSI: 1.65V ~ 3.3V (VDDI) or 1.1 ~ 1.3V (VDDIL)
  - Analog supply voltage range for VDDB/VDDA/VDDR to VSSB/VSSA/VSSR: 2.3V ~ 4.8V
  - MIPI/MDDI regulator supply voltage range for VDDAM to VSSAM: 2.3V ~ 4.8V

#### Version 0.05




- Output voltage levels
  - Positive gate driver voltage range for VGH: AVDD+VDDB ~ 2xAVDD AVEE
  - Negative gate driver voltage range for VGLX: AVEE+VCL ~ 2xAVEE-AVDD
  - Step-up 1 output voltage range for AVDD:  $4.5 \sim 6.5V$
  - Step-up 2 output voltage range for AVEE: -4.5 ~ -6.5V
  - Positive gamma high voltage range for VGMP: 3.0 ~ 6.3V (AVDD-0.3V)
  - Positive gamma low voltage range for VGSP: 0.0, 0.3 ~ 3.7V
  - Negative gamma high voltage range for VGMN: -3.0 ~ -6.3V (AVEE+0.3V)
  - Negative gamma low voltage range for VGSN: 0.0, -0.3  $\sim$  -3.7V
  - Common electrode voltage range for VCOM: 0.0 ~ -3.5V (VCL+0.3V)
  - Panel voltage range for VRGH: 1.0V ~ 6.0V(AVDD-0.3V)

10/18/2010

Version 0.05



**3 BLOCK DIAGRAM** 



#### 10/18/2010

14

#### Version 0.05



### **4 PIN DESCRIPTION**

### 4.1 Power Supply Pins

Symbol	Name	Description		
VDDB	DC/DC Power Supply for DC/DC converter VDDB, VDDA and VDDR should be the same input voltage level			
VDDA	Analog Power Supply for analog system VDDB, VDDA and VDDR should be the same input voltage level			
VDDR	Regulator Power	Regulator Power       Power supply for regulator system         VDDB, VDDA and VDDR should be the same input voltage level       1		
VDD_DET	Detection Power	Connect to VDDB/VDDA/VDDR for detection.		
VDDAM	M MIPI Power Power supply for MIPI/MDDI analog regulator system			
VDDI	I/O Power	Power supply for interface system except MIPI/MDDI interface		
DVDD	DVDD     Digital Voltage     Regulator output for logic system power (1.5V typical)       Connect a capacitor for stabilization.			
DIOPWR	Dual I/O Voltage Regulator output for dual I/O voltage system (1.2V/1.8V typical). Connect a capacitor for stabilization.			
MVDDA	MIPI/MDDI Voltage Voltage Virginia Virgini Virgini Virginia Virginia Virginia Virginia Virgin			
MVDDL	MIPI Voltage	Regulator output for internal MIPI low power system (1.2V typical) Connect a capacitor for stabilization. If not use MIPI interface, please open this pin		
VSSB	DC/DC GND	System ground for DC/DC converter		
VSSA	Analog GND	System ground for analog system		
VSSR	Regulator GND	System ground for regulator system		
VSSAM	MIPI GND	System ground for internal MIPI/MDDI analog system		
VSSI	I/O GND	System ground for interface system except MIPI/MDDI interface		
DVSS	Digital GND	System ground for internal digital system		
AVSS	Source OP GND	System ground for source OP system.		
MTP_PWR	MTP Power	MTP programming power supply pin (7.5 to 8.0V and 7.75V typical) Must be left open or connected to DVSS in normal condition.		

#### Version 0.05



#### 4.2 80-System Interface Pins

Symbol	I/O	Description		
CSX	Ι	Chip select input pin ("Low" enable) in 80-series MPU I/F and SPI I/F. This pin is not used for I2C, MIPI or MDDI I/F, please connect to VSSI this pin.		
WRX / SCL / I2C_SCL	I	WRX: Writes strobe signal to write data when WRX is "Low" in 80-series MPU I/F. SCL: A synchronous clock signal in SPI I/F. I2C_SCL: Serial input clock in I2C I/F. This pin is not used for MIPI I/F, please connect to VSSI this pin.		
RDX	Ι	Reads strobe signal to write data when RDX is "Low" in 80-series MPU interface. This pin is not used for 16-bit SPI, I2C, MIPI or MDDI I/F, please connect to VSSI this pin.		
D/CX	Ι	Display data / command selection in 80-series MPU I/F. D/CX = "0" : Command D/CX = "1" : Display data or Parameter This pin is not used for 16-bit SPI, I2C, MIPI or MDDI I/F, please connect to VSSI this pin.		
D[23:0]	I/O	24-bit bi-directional data bus for 80-series MPU I/F and 24-bit input data bus for RGB I/F. For 8080-series MPU I/F: 8-bit interface: D[7:0] are used, D[23:8] should be connected to VSSI 16-bit interface: D[15:0] are used, D[23:16] should be connected to VSSI 24-bit interface: D[23:0] are used These pins are not used for 16-bit SPI, I2C, MIPI or MDDI I/F, please connect to VSSI these pins.		
NOTE: "1" = VD	DI leve	el, "0" = VSSI level.		
4.3 SPI /I2C In	terfa	e Pins		

# 4.3 SPI /I2C Interface Pins

Symbol	I/O	Description
CSX		Chip select input pin ("Low" enable) in 80-series MPU I/F and SPI I/F. This pin is not used for I2C, MIPI or MDDI I/F, please connect to VSSI this pin.
WRX / SCL / I2C_SCL	I	Writes strobe signal to write data when WRX is "Low" in 80-series MPU I/F. SCL: A synchronous clock signal in SPI I/F. I2C_SCL: Serial input clock in I2C I/F. This pin is not used for MIPI I/F, please connect to VSSI this pin.
SDI / I2C_SDA	I/O	<ul> <li>SCL: Serial input signal in SPI I/F. The data is input on the rising/falling edge of the SCL signal.</li> <li>I2C_SDA: Serial input/output signal in I2C I/F. The data is input/output on the rising edge of the I2C_SCL signal.</li> <li>This pin is not used for 80-series MPU, MIPI or MDDI I/F, please connect to VSSI this pin.</li> </ul>
SDO	0	Serial output signal in SPI I/F. The data is output on the rising/falling edge of the SCL signal. If the host places the SDI line into high-impedance state during the read interval, the SDI and SDO can be tied together. This pin is not used for 80-series MPU, I2C, MIPI or MDDI I/F, please open this pin.

NOTE: "1" = VDDI level, "0" = VSSI level.



#### 4.4 RGB Interface Pins

Symbol	I/O	Description
PCLK	I	Pixel clock signal in RGB I/F. This pin is not used for 80-series MPU, MIPI or MDDI I/F, please connect to VSSI this pin.
VS	I	Vertical sync. Signal in RGB I/F. This pin is not used for 80-series MPU, MIPI or MDDI I/F, please connect to VSSI this pin.
HS	I	Horizontal sync. Signal in RGB I/F. This pin is not used for 80-series MPU, MIPI or MDDI I/F, please connect to VSSI this pin.
DE	Ι	Data enable signal in RGB I/F mode 1. This pin is not used for RGB mode 2, 80-series MPU, MIPI or MDDI I/F, please connect to VSSI this pin.
D[23:0]	I/O	24-bit bi-directional data bus for 80-series MPU I/F and 24-bit input data bus for RGB I/F. For RGB I/F: 16-bit/pixel: D[20:16]=R[4:0], D[13:8]=G[5:0] and D[4:0]=B[4:0], connect unused pins to VSSI 18-bit/pixel: D[21:16]=R[5:0], D[13:8]=G[5:0] and D[5:0]=B[5:0], connect unused pins to VSSI 24-bit/pixel: D[23:16]=R[7:0], D[15:8]=G[7:0] and D[7:0]=B[7:0] These pins are not used for MIPI or MDDI I/F, please connect to VSSI these pins.

NOTE: "1" = VDDI level, "0" = VSSI level.

10/18/2010

#### Version 0.05



#### 4.5 MIPI/MDDI Interface Pins

Symbol	I/O	Description													
HSSI_CLK_P HSSI_CLK_N	I	-These pins are DSI-CLK+/- differential clock signals if MIPI interface is used. -These pins are MDDI_STB_P/M differential strobe signals if MDDI interface is used. -HSSI_CLK_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohm. -If not used, please connect these pins to VSSAM.													
HSSI_D0_P HSSI_D0_N	I/O	These pins are DSI-D0+/- differential data signals if MIPI interface is used. These pins are MDDI_DATA0_P/M differential strobe signals if MDDI interface is used. HSSI_D0_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohm. If not used, please connect these pins to VSSAM.													
HSSI_D1_P HSSI_D1_N	I	These pins are DSI-D1+/- differential data signals if MIPI interface is used. These pins are MDDI_DATA1_P/M differential strobe signals if MDDI interface is used. HSSI_D1_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohm. If not used, please connect these pins to VSSAM.													
ERR	0	CRC and ECC error output pin for MIPI interface. This pin is output low when it is not activated. When this pin is activated, it output high if CRC/ECC error found. If not used, please open this pin.													
LANSEL		Input pin to select 1 data lane or 2 data lanes in MIPI/MDDI interface.          LANSEL       Data Lane of MIPI/MDDI         0       1 data lane         1       2 data lanes         If not used, please connect to VSSI.													
		Input pin to select HSSI_D0/D1 data lane sequence and polarity in high speed interface only.         For MIPI interface, both DSWAP and PSWAP function are available.         For MDDI interface, only PSWAP function is available.         Pin Name       HSSI_D0_P         HSSI_D0_P       HSSI_CLK_P         HSSI_D1_P       HSSI_D1_N													
		DSWAP=0 PSWAP=0 DSI-D0+ DSI-D0- DSI-CLK+ DSI-CLK- DSI-D1+ DSI-D1-													
DSWAP PSWAP	I	Input PSWAP=0 PSWAP=1 DSI-D0- DSI-D0+ DSI-CLK- DSI-CLK+ DSI-D1- DSI-D1+													
		MIPI Signal DSWAP=1 PSWAP=0 DSI-D1+ DSI-D1- DSI-CLK+ DSI-CLK- DSI-D0+ DSI-D0-													
	DSWAP=1 PSWAP=1 DSI-D1- DSI-D1+ DSI-CLK- DSI-CLK+ DSI-D0- DSI-D0+														
		If not used, please connect to VSSI.													



#### 4.6 Interface Logic Pins

Symbol	I/O	Description													
		Signal is active low	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low. The input voltage range for RESX pin is related to DSTB_SEL and VSEL pins.												
			Input Voltage Level (DSTB_SEL="0") Min. Max. Unit												
		· · · · · ·	Logic High level input vol		VDDI	V									
		VDDI=1.65~3.3V	Logic Low level input vol		0.3xVDDI	V									
			Logic High level input vol		1.35	V									
RESX		VDDI=1.1~1.3V	Logic Low level input vol	tage VSSI	0.55	V 🔨									
			vel (DSTB_SEL="1")	DDI=1.65~3.3V	VDDIL=	1.1~1.3V	Unit								
		input voltage Lev		lin Max.	Min.	Max.	Offic								
				VDDI VDDI	1.155	1.95	V								
			· •	SSI 0.3xVDDI		0.585	V								
				.88 1.35V	0.88	1.35V	V								
		=Low Logic Lo	w level input voltage	SSI 0.55	VSSI	0.55	V								
TE (TE_L)	0	When this pin is no	Fearing effect output pin to synchronize MCU to frame writing, activated by S/W command. When this pin is not activated, this pin is output low. f not used, please open this pin.												
		Tearing effect outp	ut pin to synchronize MCU	to frame writing, a	ctivated by S	S/W commar	nd.								
TE_R			ignal as TE (TE_L) pin.	0			-								
		Interface type sele	ction. The connections of IN	[3:0] which not sh	nown in table	are invalid.									
		IM[3:0]         Display Data         Command													
	9 -		es 8-bit MPU I/F, D[7:0]	80-series 8-bit N	/IPU I/F, D[7:	0]									
			es 16-bit MPU I/F, D[15:0]	80-series 16-bit											
V -			es 24-bit MPU I/F, D[23:0]	80-series 24-bit											
			<sup>=</sup> , D[23:0]	16-bit SPI (SCL											
			F, D[23:0]	16-bit SPI (SCL falling edge trigger), SDI/SDO											
IM[3:0]	1		F, D[23:0]	12C I/F, 12C_SD	A										
		0101 MIPI D		MIPI DSI,		NI									
			D0_P/N, HSSI_D1_P/N	HSSI_D0_P/N, I											
		0110 MDDI,	D0_P/N, HSSI_D1_P/N	MDDI, HSSI_D0 16-bit SPI (SCL			002								
		MDDI	<u>00_1/10,11001_01_1/10</u>				300								
			D0_P/N, HSSI_D1_P/N		MDDI, HSSI_D0_P/N, HSSI_D1_P/N 16-bit SPI (SCL falling edge trigger), SDI/SDO										
		MDDI	··_·/··		MDDI, HSSI_D0_P/N, HSSI_D1_P/N										
			D0_P/N, HSSI_D1_P/N	I2C I/F, I2C_SD											
		Display data writte	n path control in RGB interfa	ace.											
RGBBP	1		y data written to frame mer	-		<b>\</b>									
NGDDF	I		ay data written to line buffer other interfaces, please con		y pass mode	)									

#### 10/18/2010



		Soloct the 12C	interface ad	droce fre	m MDLL If n	not used, please cor	poot to VS	<u> </u>						
		I2C_SA0			lave Addres			51.						
I2C_SA0	1	0												
120_0/10		-	0 10011 00 1 10011 01											
		I			10011 01									
		This VSEL fun	Input pin to switch the I/O voltage. This VSEL function only apply for RESX, TE, LEDPWM, LEDON, KBBC pins. The VSEL dual IO function is valid when DSTB_SEL="1".											
						Dutput Voltage Level								
		DSTB_SEL	VDDI	VSEL	DIOPWR	TE		LEDON LEDPWM						
		0	1.65~3.3V or 1.1~1.3V	х	Off	VOH=VDDI VOL=VSSI		H=VDDI or VDDA L=VSSI						
VSEL		1	1.65~3.3V	Low	1.2V	VOH=1.2V VOL=VSSI	vo	H=1.2V L=VSSI						
VOLL		· · ·	1.00*0.07	High	1.8V	VOH=VDDI or DIC VOL=VSSI	VO	H=VDDI or VDDA L=VSSI						
		1 The input volt	1.1~1.3V	Low High	1.2V 1.8V	VOH=1.2V VOL=VSSI VOH=1.8V VOL=VSSI	V0 V0	H=1.2V L=VSSI H=1.8V L=VSSI						
		Input Vo Logic High le Logic Low le	e input voltage range for VSEL pin: Input Voltage Level Min. Max. Unit ogic High level input voltage 0.88 VDDI V ogic Low level input voltage VSSI 0.55 V											
GPO[3:0]	0	If not used, ple General purpo If not used, ple	se output pir	s. The c	output voltag	e swing is VDDI to	VSSI.							
VGSW[3:0]	I	Input pin to se	lect the differ	ent appl	ication.									
		Input pin to se				oltage.								
		EXB1T			VDD Voltag									
EXB1T	Ι	0	U		nal DC/DC f									
		1	U	se exter	nal DC/DC f	or AVDD								
		If not used, ple												
		Input pin to se	lect the volta		ence of V/O	_ \/255								
		NBWSEL			55 voltage se									
NBWSEL	Ι	0												
	$\frac{0}{1} \frac{V_{(00h)} > V_{(01h)} > \dots > V_{(FEh)} > V_{(FFh)} \text{ (Normally White)}}{1} \frac{1}{1} \frac{V_{(00h)} < V_{(01h)} < \dots < V_{(FEh)} < V_{(FFh)} \text{ (Normally Black)}}{1}$													
		Input pin to co												
		DSTB_SEL		WR Reg		VSEL Func	tion							
DSTB_SEL	Ι	0		OPWR		Invalid								
		1		OPWR		Valid		1						
					011			_						

NOTE: "1" = VDDI level, "0" = VSSI level.

#### 10/18/2010

#### Version 0.05



#### 4.7 Driver Output Pins

Symbol	I/O	Description											
S1 ~ S1440	0	Pixel electrode driving output.											
GOUT1 ~ GOUT32	0	ate control signals for panel. he swing voltage level is VGHO to VGLO											
SDUM0~3	0	ummy Source, leave it Open if not used											
VGHO	0	High voltage level for gate control signals and gate circuit of panel.											
VGLO	0	Low voltage level for gate control signals and gate circuit of panel.											
LVGL	0	Low voltage level for gate circuit of panel.											
VCOM	0	Regulator output for common voltage of panel. Connect a capacitor for stabilization.											
NOVE		EK CONFISURE OBSCLOSURE											

10/18/2010

Version 0.05



#### 4.8 DC/DC Converter Pins

Symbol	I/O	Description
AVDD	0	Output voltage from step-up circuit 1, generated from VDDB. Connect a capacitor for stabilization.
AVEE	0	Output voltage from step-up circuit 2, generated from VDDB. Connect a capacitor for stabilization.
VCL	0	Output voltage from step-up circuit 3, generated from VDDB. Connect a capacitor for stabilization.
VGH	0	Output voltage from step-up circuit 4. Connect a capacitor for stabilization.
VGLX	0	Output voltage from step-up circuit 5. Connect a capacitor for stabilization.
VGL	Ι	Substrate voltage for driver IC. Please connect VGL to VGLX.
C11P, C11N C12P, C12N C13P, C13N C14P, C14N	0	Capacitor connection pins for the step-up circuit which generate AVDD. Connect capacitor as requirement. When not in used, please open these pins.
C21P, C21N C22P, C22N C23P, C23N C24P, C24N	0	Capacitor connection pins for the step-up circuit which generate AVEE. Connect capacitor as requirement. When not in used, please open these pins.
C31P, C31N C32P, C32N	0	Capacitor connection pins for the step-up circuit which generate VCL. Connect capacitor as requirement.
C41P, C41N	0	Capacitor connection pins for the step-up circuit which generate VGH. Connect capacitor as requirement.
C51P, C51N	0	Capacitor connection pins for the step-up circuit which generate VGLX. Connect capacitor as requirement.
VRGH	0	Output voltage generated from AVDD. Connect a capacitor for stabilization. When not in use, please open this pin.
VGL_REG	0	Output voltage generated from VGLX. LDO output used for panel voltage. Connect a capacitor for stabilization. When not in use, please open this pin.
EXTP	0	PFM1 control output for DC/DC converter to generate AVDD. Connect to gate of external NMOS device. When not in use, please open this pin.
EXTN	0	PFM2 control output for DC/DC converter to generate AVEE. Connect to gate of external PMOS device. When not in use, please open this pin.
CSP	I	Current sensing input for PFM1 DC/DC converter (generate AVDD). When not in use, please connect to VSSB.
CSN	I	Current sensing input for PFM2 DC/DC converter (generate AVEE). When not in use, please connect to VSSB.
VREF_PWR	0	Regulator output for power voltage. Connect a capacitor for stabilization.
VREFCP	0	Reference voltage for internal voltage generating circuit. Connect capacitor for stabilization.

10/18/2010





Symbol	I/O	Description
VGMP	0	Output voltage generated from AVDD. LDO output for positive gamma high voltage generator.
VGSP	0	Output voltage generated from AVDD. LDO output for positive gamma low voltage generator.
VGMN	0	Output voltage generated from AVEE. LDO output for negative gamma high voltage generator.
VGSN	0	Output voltage generated from AVEE. LDO output for negative gamma low voltage generator.

VI U UU UE

#### 10/18/2010

Version 0.05



#### 4.9 LABC and CABC Control Pins

Symbol	I/O	Description
LEDON	0	This pin is connect to the external LED driver. It is a LED driver control signal which is used for turning ON/OFF the LED backlight. If not used, please open this pin.
LEDPWM	0	This pin is connect to the external LED driver. It is a PWM type control signal for brightness of the LED backlight. The width of LEDPWM signal is set from 256 values between 0% (Low) and 100% (High) If not used, please open this pin.

10/18/2010

#### Version 0.05



#### 4.10 Test Pins

Symbol	I/O	Description
PADA1 PADA2 PADA3 PADA4 PADB1 PADB2 PADB3 PADB4	I/O	<ul> <li>These test pins for chip attachment detection.</li> <li>PADA1 to PADA4 are output pins and PADB1 to PADB4 are input pins.</li> <li>For normal operation:</li> <li>Connect PADA1 and PADB1 together by ITO trace.</li> <li>Connect PADA2 and PADB2 together by ITO trace.</li> <li>Connect PADA3 and PADB3 together by ITO trace.</li> <li>Connect PADA4 and PADB4 together by ITO trace.</li> </ul>
CONTACT1A, CONTACT1B, CONTACT2A, CONTACT2B	I/O	- Test pin, for test bonding quality, IC internal will connect CONTACT1A with CONTACT1B, CONTACT2A with CONTACT2B
AVSS_AVDD	Ι	Test pin, must be connected to AVSS
AVEE_AVSS	Ι	Test pin, must be connected to AVEE
VCL_VDDB	Ι	Test pin, must be connected to VCL
VCL_AVSS	Ι	Test pin, must be connected to VCL
VGMN_VGMP	Ι	Test pin, must be connected to VGMN
VGSN_VGSP	Ι	Test pin, must be connected to VGSN
KBBC	0	Test pin, not accessible to user. Must be left open.
TEST0-7	1/0	Test pin, not accessible to user. Must be left open.
OSC_TEST	1/0	Test pin, not accessible to user, Must left open
VDDI_OPT1~2	0	Use them to fix the electrical potentials of unused interface pins and fixed pins. When not in use, leave it open.
VSSI_OPT1	0	Use them to fix the electrical potentials of unused interface pins and fixed pins. When not in use, leave it open.
VSSIDUM0~106	0	-These pins are dummy with VSSI potential (not have any function inside). -Signal traces can't pass through on glass under these pads.

### **5 FUNCTIONAL DESCRIPTION**

#### 5.1 MPU Interface

NT35510 can interface with MPU at high speed. However, if the interface cycle time is faster than the limit, MPU needs to have dummy wait(s) to meet the cycle time limit.

#### 5.1.1 Interface Type Selection

The selection of a given interfaces are done by setting IM3, IM2, IM1 and IM0 pins as show in Table 5.1.1

IM3	IM2	IM1	IMO	SRAM	Register
0	0	0	0	80-series 8-bit MPU interface, D[7:0]	80-series 8-bit MPU interface, D[7:0]
0	0	0	1	80-series 16-bit MPU interface, D[15:0]	80-series 16-bit MPU interface, D[15:0]
0	0	1	0	80-series 24-bit MPU interface, D[23:0]	80-series 24-bit MPU interface, D[23:0]
0	0	1	1	RGB interface, D[23:0]	16-bit SPI, SDI/SDO serial data, SCL rising trigger
1	0	1	1	RGB interface, D[23:0]	16-bit SPI, SDI/SDO serial data, SCL falling trigger
0	1	0	0	RGB interface, D[23:0]	I2C interface, I2C_SDA serial data
0	1	0	1	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N
0	1	1	0	MDDI, HSSI_D0_P/N, HSSI_D1_P/N	MDDI, HSSI_D0_P/N, HSSI_D1_P/N SPI, SDI/SDO serial data, SCL rising trigger
1	1	1	0	MDDI, HSSI_D0_P/N, HSSI_D1_P/N	MDDI, HSSI_D0_P/N, HSSI_D1_P/N SPI, SDI/SDO serial data, SCL falling trigger
0	1	1	1	MDDI, HSSI_D0_P/N, HSSI_D1_P/N	MDDI, HSSI_D0_P/N, HSSI_D1_P/N I2C interface, I2C_SDA serial data

DISC

#### Table 5.1.1 Interface Type Selection

Note: "X" = Don't care.

#### 10/18/2010

#### Version 0.05



#### 5.1.2 80-series MPU Interface

The MCU uses an 11-wires 8-data or 19-wires 16-data or 27-wires 24-data parallel interface.

The chip-select CSX (active low) enables and disables the parallel interface. WRX is the parallel data write, RDX is the parallel data read and D[23:0] is parallel data.

The Graphics Controller Chip reads the data at the rising edge of WRX signal. The D/CX is the data/command flag. When D/CX='1', D[23:0] bits are display RAM data or command parameters. When D/C='0', D[23:0] bits are commands.

The 8080-series bi-directional interface can be used for communication between the micro controller and LCD driver chip. Interface bus width can be selected with IM3,IM2, IM1 and IM0.

The interface functions of 80-series parallel interface are given in Table 5.1.2.

11101	Table 5.1.2 Parallel interface function (80-Series)													
IM3	IM2	IM1	IMO	Interface	D/CX	RDX	WRX	Function						
					0	1	1	Write 16-bit command, D[7:0]						
0	0	0	0	8-bit Parallel	1	1	1	Write 16/18/24-bit display data or 16-bit parameter, D[7:0]						
0	0	0	0	o-bit Parallel	1	↑	1	Read 16/18/24-bit display data, D[7:0]						
					1	↑	1	Read 16-bit parameter or status, D[7:0]						
					0	1	↑	Write 16-bit command, D[7:0]						
0	0 0	0	1	16-bit Parallel	1	1		Write 16/18/24-bit display data or 16-bit parameter, D[15:0]						
0	0	0	1		1	↑	1	Read 16/18/24-bit display data, D[15:0]						
					1	↑	3	Read 16-bit parameter or status, D[15:0]						
					0	1	<b>↑</b>	Write 16-bit command, D[23:0]						
0	0	1		24-bit Parallel		1	↑	Write 16/18/24-bit display data or 16-bit parameter, D[23:0]						
0	0	2			1	↑	1	Read 16/18/24-bit display data, D[23:0]						
	(	M			1	↑	1	Read 16-bit parameter or status, D[23:0]						
Ø	JC	))`	AL D	NO	D	lle								



#### 5.1.2.1 WRITE CYCLE SEQUENCE

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control (D/CX, RDX, WRX) and data signals (D[23:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1').




Fig. 5.1.2 80-Series parallel bus protocol, write to register or display RAM

#### 10/18/2010

#### Version 0.05



#### 5.1.2.2 READ CYCLE SEQUENCE

The read cycle (RDX high-low-high sequence) means that the host reads information from display via interface. The display sends data (D[17:0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.




Fig. 5.1.4 80-Series parallel bus protocol, read from register or display RAM

10/18/2010

#### Version 0.05



#### 5.1.2.3 8-BIT PARALLEL INTERFACE FOR DATA RAM WRITE

Different display data formats are available for three color depths supported by the LCM listed below.


										-			-			I I				-	-			•.•.	
Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	0	0	2Ch
command	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	0	00h
3A00h	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
0005h	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R4	<b>R3</b>	R2	R1	R0	G5	G4	G3	GEK Calar
00050	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	G2	G1	G0	<b>B4</b>	<b>B</b> 3	<b>B</b> 2	B1	<b>B0</b>	65K-Color
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R5	R4	R3	R2	R1	R0	Х	Х	
0006h	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	G5	G4	G3	G2	G1	G0	Х	Х	262K-Color
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	B5	<b>B4</b>	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>	Х	Х	
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R7	R6	R5	R4	R3	R2	R1	R0	16.7M-Color
0007h	х	Х	х	х	х	Х	Х	Х	х	Х	Х	Х	х	Х	х	х	G7	G6	G5	G4	G3	G2	G1	G0	
	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	B7	B6	B5	B4	<b>B</b> 3	<b>B</b> 2	B1	<b>B0</b>	

10/18/2010

#### Version 0.05



NT35510




NOTES:

- 1. 2 times transfer is used to transmit 1 pixel data with the 16-bit color depth information.
- 2. The most significant bits are Rx4, Gx5 and Bx4.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

#### Version 0.05



NT35510




NOTES:

- 1. 3 times transfer is used to transmit 1 pixel data with the 18-bit color depth information.
- 2. The most significant bits are Rx5, Gx5 and Bx5.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

#### Version 0.05



#### - 16M colors, RGB is 8-8-8-bit pixel data input



- 1. 3 times transfer is used to transmit 1 pixel data with the 24-bit color depth information.
- 2. The most significant bits are Rx7, Gx7 and Bx7.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

#### 10/18/2010

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

33



#### 5.1.2.4 16-BIT PARALLEL INTERFACE FOR DATA RAM WRITE

Different display data formats are available for three color depths supported by the LCM listed below.


Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	2C00h
3A00h	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
0005h	х	Х	Х	Х	Х	Х	Х	Х	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	<b>B4</b>	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>	65K-Color
	х	Х	Х	х	Х	Х	Х	Х	R5	R4	R3	R2	R1	R0	Х	х	G5	G4	G3	G2	G1	G0	Х	Х	
0006h	Х	Х	Х	Х	Х	Х	Х	Х	<b>B5</b>	<b>B4</b>	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>	Х	Х	R5	R4	R3	R2	R1	R0	Х	Х	262K-Color
	х	Х	Х	Х	Х	Х	Х	Х	G5	G4	G3	G2	G1	G0	Х	Х	<b>B5</b>	B4	<b>B3</b>	<b>B2</b>	B1	<b>B0</b>	Х	Х	
	Х	Х	Х	Х	Х	Х	Х	Х	R7	<b>R6</b>	R5	R4	<b>R3</b>	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	
0007h	х	х	х	х	х	х	х	х	<b>B7</b>	<b>B6</b>	B5	<b>B</b> 4	<b>B</b> 3	B2	B1	<b>B0</b>	R7	R6	R5	R4	R3	R2	R1	R0	16.7M-Color
	х	х	х	х	х	х	х	х	G7	G6	G5	G4	G3	G2	G1	G0	B7	<b>B6</b>	B5	B4	<b>B</b> 3	B2	B1	<b>B0</b>	


10/18/2010

#### Version 0.05



NT35510






- 1. In one transfer (D15 to D0), 1 pixel data transmitted with the 16-bit color depth information.
- 2. The most significant bits are Rx4, Gx5 and Bx4.
- 3. The least significant bits are Rx0, Gx0 and Bx0.


#### 10/18/2010

#### Version 0.05



NT35510





- 1. 3 times transfer is used to transmit 2 pixel data or 2 times transfer is used to transmit 1 pixel data with the 18-bit color depth information.
- 2. The most significant bits are Rx5, Gx5 and Bx5.
- 3. The least significant bits are Rx0, Gx0 and Bx0.


#### 10/18/2010

36

#### Version 0.05



NT35510



- 1. 3 times transfer is used to transmit 2 pixel data or 2 times transfer is used to transmit 1 pixel data with the 24-bit color depth information.
- 2. The most significant bits are Rx7, Gx7 and Bx7.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

#### 10/18/2010

### Version 0.05



# 5.1.2.5 24-BIT PARALLEL INTERFACE FOR DATA RAM WRITE

Different display data formats are available for three color depths supported by the LCM listed below.


	_	,																	,						
Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	х	x	X	х	х	х	х	x	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	2C00h
3A00h	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
0005h	Х	Х	Х	Х	х	Х	Х	Х	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	<b>B</b> 3	<b>B</b> 2	B1	<b>B0</b>	65K-Color
0006h	Х	х	Х	Х	Х	Х	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	<b>B</b> 3	B2	B1	<b>B0</b>	262K-Color
0007h								R0	G7	G6	G5	G4	G3	G2	G1	G0	<b>B</b> 7	<b>B6</b>	<b>B5</b>	<b>B4</b>	<b>B</b> 3	<b>B2</b>	<b>B1</b>	<b>B0</b>	16.7M-Color

#### 10/18/2010

Version 0.05



NT35510




- 1. In one transfer (D15 to D0), 1 pixel data transmitted with the 16-bit color depth information.
- 2. The most significant bits are Rx4, Gx5 and Bx4.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

### 10/18/2010

39

# Version 0.05







- 2. The most significant bits are Rx5, Gx5 and Bx5.
- 3. The least significant bits are Rx0, Gx0 and Bx0.

### Version 0.05







- 1. In one transfer (D23 to D0), 1 pixel data transmitted with the 24-bit color depth information.
- 2. The most significant bits are Rx7, Gx7 and Bx7.
- 3. The least significant bits are Rx0, Gx0 and Bx0.


## Version 0.05



## 5.1.2.6 8-BIT PARALLEL INTERFACE FOR DATA RAM READ

### The read data for RGB is 8-8-8-bit output as below.

1110 1000		<u></u>			00	00	~	- aip	<u></u>			•													-
Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	1	0	2Eh
oominana	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	0	00h
	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Read	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R7	R6	R5	R4	R3	R2	R1	R0	
Data	х	х	х	х	х	Х	х	х	х	х	Х	х	Х	х	Х	х	G7	G6	G5	G4	G3	G2	G1	G0	16.7M-Color
	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	B7	<b>B6</b>	B5	B4	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>	



### 10/18/2010


## Version 0.05



# 5.1.2.7 16-BIT PARALLEL INTERFACE FOR DATA RAM READ

The read data for RGB is 8-8-8-bit output as below.

- THE TEAC																									
Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	2E00h
Read	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Data	Х	Х	Х	Х	Х	Х	Х	Х	<b>R7</b>	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	16.7M-Color
Data	х	х	х	х	х	х	х	х	B7	<b>B6</b>	B5	B4	<b>B</b> 3	B2	B1	<b>B0</b>	х	х	х	х	х	х	х	х	10.710-00101



# 10/18/2010


### Version 0.05



## 5.1.2.8 24-BIT PARALLEL INTERFACE FOR DATA RAM READ

### The read data for RGB is 8-8-8-bit output as below.

Register	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	х	х	x	х	х	х	х	х	0	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	2E00h
Read	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Data								R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	<b>B6</b>	B5	B4	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>	16.7M-Color



### 10/18/2010

44

### Version 0.05



## 5.1.3 Serial Interface

The selection of this interface is done by IM3, IM2, IM1 and IM0.

The serial interface can select IM3 = 0 or 1 to decide the trigger edge of serial clock (SCL) is rising edge or falling edge. The serial interface is used to communication between the micro controller and the LCD driver chip. It contains CSX (chip select), SCL (serial clock), SDI (serial data input) and SDO (serial data output). Serial clock (SCL) is used for interface with MPU only, so it can be stopped when no communication is necessary. If the host places the SDI line into high-impedance state during the read intervals, then the SDI and SDO can be tied together.

### 5.1.3.1 WRITE MODE

The write mode of the interface means the micro controller writes commands and data to the NT35510. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDI data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.

When CSX is high, SCL clock is ignored. During the high time of CSX the serial interface is initialized. At the falling CSX edge, SCL can be high or low (see *Fig. 5.1.5*). SDI/SDO are sampled at the rising edge of SCL. R/W indicates, whether the byte is read command (R/W = '1') or write command (R/W = '0'). It is sampled when first rising SCL edge. If CSX stays low after the last bit of command/data byte, the serial interface expects the R/W bit of the next byte at the next rising edge of SCL.

#### 10/18/2010

### Version 0.05






Fig. 5.1.5 Serial bus protocol for register write mode

### Version 0.05



## 5.1.3.2 READ MODE

The read mode of the interface means that the micro controller reads register value from the NT35510. To do so the micro controller first has to send a command and then the following byte is transmitted in the opposite direction. After that CSX is required to go high before a new command is send (see *Fig. 5.1.6*). The NT35510 samples the SDI (input data) at the rising edges, but shifts SDO (output data) at the falling SCL edges. Thus the micro controller is supported to read data at the rising SCL edges. After the read status command has been sent, the SDI line must be set to tri-state no later than at the falling SCL edge of the last bit. For the memory data read, a dummy clock cycle is needed (16 SCL clocks) to wait the memory data send out in SPI interface. But it doesn't need any dummy clock when execute the command data read.

10/18/2010

Version 0.05



NT35510




Fig. 5.1.6 Serial bus protocol for register read mode

10/18/2010

### Version 0.05




# 5.1.3.3 SERIAL INTERFACE FOR DATA RAM WRITE

The serial interface is used with RGB interface (IM[2:0]="011") or MDDI interface (IM[2:0]="110"). In RGB+SPI interface, the data RAM write function for SPI is valid when bit ICM="1" (command B300h of page 0). In MDDI+SPI interface, the data RAM write function for SPI is valid when MDDI is not writing data to RAM. Different display data formats are available for three color depths supported by the LCM listed below:

10/18/2010

Version 0.05






- 65K colors, RGB is 5-6-5-bit pixel data input (parameter of command 3A00h is 0x0005)

#### 10/18/2010

## Version 0.05






- 262K colors, RGB is 6-6-bit pixel data input (parameter of command 3A00h is 0x0006)

#### 10/18/2010

Version 0.05





- 16.7M colors, RGB is 8-8-8-bit pixel data input (parameter of command 3A00h is 0x0007)


#### 10/18/2010

## Version 0.05



## 5.1.3.4 SERIAL INTERFACE FOR DATA RAM READ

The read data RGB is 8-8-8-bit output as below.



#### 10/18/2010

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

53




# 5.2 I2C Interface

The I2C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are the Serial Data line (I2C\_SDA) and the Serial Clock Line (I2C\_SCL). Both lines must be connected to a positive supply via pull-up resistors. Data transfer can be initiated only when the bus is not busy. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledgement related clock pulse. A slave receiver which is addressed must generate an acknowledgement after the reception of each byte. Also a master receiver must generate an acknowledgement after the reception of each byte that has been clocked out of the slave transmitter.

## (a) I2C-Bus Protocol:

Before any data is transmitted on the I2C-bus, the device, which should respond is addressed first. There are four slave address can be selected by MCU. The slave addressing is always carried out with the first byte transmitted after the START procedure.



# (b) Definitions:

- Transmitter: The device which sends the data to the bus.
- Receiver: The device which receives the data from the bus.
- Master: The device which initiates a transfer, generates clock signals and terminates a transfer.
- Slave: The device addressed by a master.
- Multi-master: More than one master can attempt to control the bus at the same time without corrupting the message.
- Arbitration: Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.
- Synchronization: Procedure to synchronize the clock signals of two or more devices.




Fig. 5.2.2 System Configuration



### 5.2.1 Slave Address of I2C

NT35510 supports two slave addresses, 1001100, 1001101 after the START procedure via I2C bus for MCU usage .There are 1 hard pin, I2C\_SA0 to determine the difference slave address. The slave address selection is described as the following table. The I2C interface address is selected from the external MPU.

I2C_SA0	Slave Address	Notes
0	1001100	0000xxx and 1111xxx: Reversed
1	1001101	

## Table 5.2.1 Selection Table of Slave Address

# 5.2.2 Register Write Sequence of I2C Interface

NT35510 supports register write sequence via I2C-bus transfer. The detail transference sequences are illustrated and described as below.


(1) Data transfers for register writing follow the format is shown in Fig.5.2.2.

(2) After the START condition (S), a slave address is sent. R/W bit is setting to "zero" for WRITE.

- (3) The slave issues an ACK to master.
- (4) 16 bits register high byte address transfer first. Then transfer the register low byte address.

(5) 16 bits register high byte data of parameter transfer first. Then transfer the register low byte data parameter.

(6) A data transfer is always terminated by a STOP condition.




# 5.2.3 RAM Data Write Sequence of I2C Interface

NT35510 supports sequential RAM data writing via I2C-Bus. NT35510 will increase the RAM address automatic by window address when the Host MCU write the RAM data via this way. The transfer protocol of window address setting can refer to the 5.2.3 Register Write Sequence. Different display data formats are available for three color depths supported by the LCM.


The sequential RAM writing timing is shown in below.






## Version 0.05





# Version 0.05






# Version 0.05



# 5.2.4 Register Read Sequence of I2C Interface

NT35510 supports register read sequence via I2C-bus transfer. Register data reading transfers follow the format and is shown in Fig.5.2.4.




complete I2C packet.

The RAM data reading timing is shown in below.

10/18/2010





W: Write Bit, where W="0" R: Read Bit, where R="1" ACK: Acknowledge Bit, where ACK="0" NACK: Non-acknowledge Bit, where NACK="1"

## SA[6:0]: Slave Address


ADD[15:0]: Register Address, where ADD[15:0]="0x2E00" R1[4:0], R2[4:0], , Rn[4:0]: The red color data of each pixel G1[5:0], G2[5:0], , Gn[5:0]: The green color data of each pixel B1[4:0], B2[4:0], , Bn[4:0]: The blue color data of each pixel

### 10/18/2010

60

## Version 0.05






W: Write Bit, where W="0" R: Read Bit, where R="1" ACK: Acknowledge Bit, where ACK="0" NACK: Non-acknowledge Bit, where NACK="1"

ADD[15:0]: Register Address, where ADD[15:0]="0x2E00" R1[5:0], R2[5:0], , Rn[5:0]: The red color data of each pixel G1[5:0], G2[5:0], , Gn[5:0]: The green color data of each pixel B1[5:0], B2[5:0], , Bn[5:0]: The blue color data <u>of each pixel</u>

#### 10/18/2010

### Version 0.05





## Version 0.05



# 5.3 MIPI Interface

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.

Typically, a peripheral is capable of Command Mode operation or Video Mode operation. Some Video Mode display modules also include a simplified form of Command Mode operation in which the display module may refresh its screen from a reduced-size, or partial, frame buffer, and the interface (DSI) to the host processor may be shut down to reduce power consumption.

Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers and a frame buffer. Systems using Command Mode write to, and read from, the registers and frame buffer memory. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The host processor can also read display module status information or the contents of the frame memory. Command Mode operation requires a bidirectional interface.


Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. Some Video Mode architectures may include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to be shut down to reduce power consumption. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

	Lane Pair	MCU (Master) Display Module (Slave)
R	Clock Lane	Unidirectional Lane ■ Clock Only ■ Escape Mode(ULPS Only)
	Data Lane 0	Bi-directional Lane ■ Forward High-Speed ■ Bi-directional Escape Mode ■ Bi-directional LPDT
	Data Lane 1	Unidirectional Lane Forward High-Speed Escape Mode (ULPM only) No LPDT

Configuration:



# 5.3.1 Display Module Pin Configuration for DSI



## 10/18/2010

## Version 0.05

NT35510



# \_\_\_\_\_

# 5.3.2 Display Serial Interface (DSI)

# 5.3.2.1 GENERAL DESCRIPTION

Communication sequences between the MCU and the display module are described on chapter "5.3.2.3.3 Communication Sequences".

The communication can be separated 2 different levels between the MCU and the display module:

- Low level communication what is done on the interface level
- High level communication what is done on the packet level

# 5.3.2.2 INTERFACE LEVEL COMMUNICATION

# 5.3.2.2.1 GENERAL

The display module uses data and clock lane differential pairs for DSI (DSI-1M). Both differential lane pairs can be driven Low Power (LP) or High Speed (HS) mode.

Low Power mode means that each line of the differential pair is used in single end mode and a differential receiver is disable (A termination resistor of the receiver is disable) and it can be driven into a low power mode.

High Speed mode means that differential pairs (The termination resistor of the receiver is enable) are not used in the single end mode. There are used different modes and protocol in each mode when there is wanted to transfer information from the MCU to the display module and vice versa.

Line DC Voltage Levels Low-Power(LP) Lane Pair High Speed(HS) Escape Mode State Code **Control Mode** Dn+ -line Dn- -line Burst Mode HS-0 Low (HS) High (HS) Differential-0 Note 1 Note 1 HS-1 High (HS) Low (HS) Differential-1 Note 1 Note 1 LP-00 Low (LP) Low (LP) Not Defined Bridge Space LP-01 Low (LP) High (LP) Not Defined **HS-Request** Mark-0 LP-10 High (LP) Low (LP) Not Defined LP-Request Mark-1 LP-11 High (LP) High (LP) Not Defined Stop Note 2

The State Codes of the High Speed (HS) and Low Power (LP) lane pair are defined below.

NOTES:

1. Low-Power Receivers (LP-Rx) of the lane pair are checking the LP-00 state code, when the Lane Pair is in the High Speed (HS) mode.


2. If Low-Power Receivers (LP-Rx) of the lane pair recognizes LP-11 state code, the lane pair returns to LP-11 of the Control Mode.



# 5.3.2.2.2 DSI-CLK LANES

DSI-CLK+/- lanes can be driven into three different power modes: Low Power Mode (LPM), Ultra Low Power Mode (ULPM) or High Speed Clock Mode (HSCM). Clock lanes are in a single end mode (LP = Low Power) when there is entering or leaving Low Power Mode (LPM) or Ultra Low Power Mode (ULPM). Clock lanes are in the single end mode (LP = Low Power) when there is entering in or leaving out High Speed Clock Mode (HSCM). These entering and leaving protocols are using clock lanes in the single end mode to generate an entering or leaving sequences.

The principle flow chart of the different clock lanes power modes is illustrated below.



**Clock Lanes Power Mode** 

# 10/18/2010


#### Version 0.05



# 5.3.2.2.2.1 LOW POWER MODE (LPM)

DSI-CLK+/- lanes can be driven to the Low Power Mode (LPM), when DSI-CLK lanes are entering LP-11 State Code, in three different ways:


- 1) After SW Reset, HW Reset or Power On Sequence =>LP-11
- After DSI-CLK+/- lanes are leaving Ultra Low Power Mode (ULPM, LP-00 State Code) =>LP-10 =>LP-11 (LPM). This sequence is illustrated below.



From High Speed Clock Mode (HSCM) to LPM

Version 0.05





All Three Mode Change to LPM on the Flow Chart


### 10/18/2010

## Version 0.05



# 5.3.2.2.2.2 ULTRA LOW POWER MODE (ULPM)


DSI-CLK+/- lanes can be driven to the Ultra Low power Mode (ULPM), when DSI-CLK lanes are entering LP-00 State Code. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-10 =>LP-00 (ULPM). This sequence is illustrated below.





# 5.3.2.2.2.3 HIGH SPEED CLOCK MODE (HSCM)

DSI-CLK+/- lanes can be driven to the High Speed Clock Mode (HSCM), when DSI-CLK lanes are starting to work between HS-0 and HS-1 State Codes. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-01 =>LP-00 =>HS-0 =>HS-0/1 (HSCM). This sequence is illustrated below.




## 10/18/2010

70

Version 0.05



The high speed clock (DSI-CLK+/-) is started before high speed data is sent via DSI-Dn+/- lanes. The high speed clock continues clocking after the high speed data sending has been stopped.



# **High Speed Clock Burst**

## 10/18/2010

## Version 0.05



# 5.3.2.2.3 DSI-DATA LANES

## 5.3.2.2.3.1 GENERAL

DSI-D0+/- Data Lanes can be driven in different modes which are:

- Escape Mode
- High-Speed Data Transmission
- Bus Turnaround Request

These modes and their entering codes are defined on the following table.

Mode	Entering Mode Sequence	Leaving Mode Sequence
Escape Mode	LP-11=>LP-10=>LP-00=>LP-01=>LP-00	LP-00=>LP-10=>LP-11(Mark-1)
High-Speed Data Transmission	LP-11=>LP-01=>LP-00=>HS-0	(HS-0 or HS-1) =>LP-11
Bus Turnaround Request	LP-11=>LP-10=>LP-00=>LP-10=>LP-00	High-Z

Notes:

1. DSI-D0+/- data lanes are used.

2. More information on section "Bus Turnaround (BTA)"

## 5.3.2.2.3.2 ESCAPE MODES

Data lanes (DSI-D0+/-) can be used in different Escape Modes when data lanes are in Low Power (LP) mode.

These Escape Modes are used to:


- Send "Low-Power Data Transmission" (LPDT) e.g. from the MCU to the display module
- Drive data lanes to "Ultra-Low Power State" (ULPS)
- Indicate "Remote Application Reset" (RAR), which is reset the display module
- Indicate "Tearing Effect" (TEE), which is used for a TE trigger event from the display module to the MCU
- Indicate "Acknowledge" (ACK), which is used for a non-error event from the display module to the MCU

The basic sequence of the Escape Mode is as follow

• Start: LP-11

- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Escape Command (EC), which is coded, when one of the data lanes is changing from low-to-high-to-low then this changed data lane is presenting a value of the current data bit (DSI-D0+ = 1, DSI-D0- = 0) e.g. when DSI-D0- is changing from low-to-high-to-low, the receiver is latching a data bit, which value is logical 0. The receiver is using this low-to-high-to-low transition for its internal clock.
- A load if it is needed
- Exit Escape (Mark-1) LP-00 =>LP-10 =>LP-11
- End: LP-11

This basic construction is illustrated below:



**General Escape Mode Sequence** 

10/18/2010

### Version 0.05



The number of the different Escape Commands (EC) is eight. These eight different escape commands (EC) can be divided 2 different groups: Mode or Trigger. The MCU is informing to the display module that it is controlling data lanes (DSI-D0+/-) with the mode e.g. The MCU can inform to the display module that it can put data lanes in the low power mode. The MCU is waiting from the display module event information, which has been set by the MCU, with the trigger e.g. when the display module reaches a new V-synch, the display module sent to the MCU a TE trigger (TEE), if the MCU has been requested it.

Escape commands are defined on the next table.

This basic construction is illustrated below:

Escape Command	Command Type Mode/Trigger	Entry Command Pattern (First Bit => Last Bit Transmitted)	Dn	D0
Low-Power Data Transmission	Mode	1110 0001 <sub>bin</sub>	7	Х
Ultra-Low Power Mode	Mode	0001 1110 <sub>bin</sub>	X	Х
Underfined-1, Note 1	Mode	1001 1111 <sub>bin</sub>		-
Underfined-2, Note 1	Mode	1101 1110 <sub>bin</sub>	-11	-
Remote Application Reset	Trigger	0110 0010 <sub>bin</sub>	Ч <u>-</u>	Х
Tearing Effect	Trigger	0101 1101 <sub>bin</sub>	-	Х
Acknowledge	Trigger	0010 0001 <sub>bin</sub>	-	Х
Unknow-5, Note 1	Trigger 🔨	1010 0000 <sub>bin</sub>	-	-

Notes:

- 1. This Escape command support has not been implemented on the display module.
- 2. n=1.
- 3. "X"=Supported
- 4. "-"=Not Supported

#### 10/18/2010

#### Version 0.05



#### Low-Power Data Transmission (LPDT)

The MCU can send data to the display module in Low-Power Data Transmission (LPDT) mode when data lanes are entering in Escape Mode and Low-Power Data Transmission (LPDT) command has been sent to the display module. The display module is also using the same sequence when it is sending data to the MCU.

The Low Power Data Transmission (LPDT) is using a following sequence:

Start: LP-11

- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Low-Power Data Transmission (LPDT) command in Escape Mode: 1110 0001 (First to Last bit)

• Load (Data):

- One or more bytes (8 bit)
- Data lanes are in pause mode when data lanes are stopped (Both lanes are low) between bytes
- Mark-1: LP-00 =>LP-10 =>LP-11


• End: LP-11

This sequence is illustrated for reference purposes below:



Note : Load (Data) is presenting that the first bit is logical 1 in this example  $\frac{DSI-D0+}{DSI-D0-}$ 

#### Low-Power Data Transmission (LPDT)



#### 10/18/2010

74

#### Version 0.05




### Ultra-Low Power State (ULPS)

The MCU can force data lanes in Ultra-Low Power State (ULPS) mode when data lanes are entering in Escape Mode.

The Ultra-Low Power State (ULPS) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Ultra-Low Power State (ULPS) command in Escape Mode: 0001 1110 (First to Last bit)
- Ultra-Low Power State (ULPS) when the MCU is keeping data lanes low
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



**Ultra-Low Power State (ULPS)** 

#### Version 0.05






### Remote Application Reset (RAR)

The MCU can inform to the display module that it should be reset in Remote Application Reset (RAR) trigger when data lanes are entering in Escape Mode.

The Remote Application Reset (RAR) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Remote Application Reset (RAR) command in Escape Mode: 0110 0010 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



**Remote Application Reset (RAR)** 




# Tearing Effect (TEE)

The display module can inform to the MCU when a tearing effect event (New V-synch) has been happen on the display module by Tearing Effect (TEE).

The Tearing Effect (TEE) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Tearing Effect (TEE) trigger in Escape Mode: 0101 1101 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



**Tearing Effect (TEE)** 

10/18/2010

Version 0.05




### Acknowledge (ACK)

The display module can inform to the MCU when an error has not recognized on it by Acknowledge (ACK).

The Acknowledge (ACK) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Acknowledge (ACK) command in Escape Mode: 0010 0001 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Acknowledge (ACK)

10/18/2010

#### Version 0.05

# 5.3.2.2.3.3 HIGH SPEED DATA TRANSMISSION (HSDT)


### Entering High-Speed Data Transmission (T<sub>SOT</sub> of HSDT)

The display module is entering High-Speed Data Transmission (HSDT) when Clock lanes DSI-CLK+/- have already been entered in the High-Speed Clock Mode (HSCM) by the MCU. See more information on chapter "5.3.2.2.3 High-Speed Clock Mode (HSCM)".

Data lanes of the display module are entering (T<sub>SOT</sub>) in the High-Speed Data Transmission (HSDT) as follows

- Start: LP-11
- HS-Request: LP-01
- HS-Settle: LP-00 => HS-0 (Rx: Lane Termination Enable)
- Rx Synchronization: 011101 (Tx (= MCU) Synchronization: 0001 1101)
- End: High-Speed Data Transmission (HSDT) Ready to receive High-Speed Data Load

This same entering High-Speed Data Transmission (T<sub>SOT</sub> of HSDT) sequence is illustrated below






## Leaving High-Speed Data Transmission (T<sub>EOT</sub> of HSDT)

The display module is leaving the High-Speed Data Transmission ( $T_{EOT}$  of HSDT) when Clock lanes DSI-CLK+/are in the High-Speed Clock Mode (HSCM) by the MCU and this HSCM is kept until data lanes are in LP-11 mode. See more information on chapter "5.3.2.2.2.3 High-Speed Clock Mode (HSCM)".

Data lanes of the display module are leaving from the High-Speed Data Transmission (T<sub>EOT</sub> of HSDT) as follows

- Start: High-Speed Data Transmission (HSDT)
- Stops High-Speed Data Transmission
  - MCU changes to HS-1, if the last load bit is HS-0
  - MCU changes to HS-0, if the last load bit is HS-1
- End: LP-11 (Rx: Lane Termination Disable)

This same leaving High-Speed Data Transmission (T<sub>EOT</sub> of HSDT) sequence is illustrated below






#### Burst of the High-Speed Data Transmission (HSDT)

The burst of the high-speed data transmission (HSDT) can consist of one data packet or several data packets. These data packets can be Long (LPa) or Short (SPa) packets. These packets are defined on chapter "5.1.9.2.3.1 Short Packet (SPa) and Long Packet (LPa) Structures".

These different burst of the High-Speed Data Transmission (HSDT) cases are illustrated for reference purposes below.



Abbreviation	Explanation
EoT	End of the Transmission
LPa	Long Packet
LP-11	Low Power Mode, Data lanes are'1's (Stop Mode)
SPa	Short Packet
SoT	Start of the Transmission

10/18/2010

### Version 0.05




### Bus Turnaround (BTA)

The MCU or display module, which is controlling DSI-D0+/- Data Lanes, can start a bus turnaround procedure when it wants information from a receiver, which can be the MCU or display module.

The MCU or display module are using the same sequence when this bus turnaround procedure is used. This sequence is described for reference purposes, when the MCU wants to do the bus turnaround procedure to the display module, as follow.

- Start (MCU):LP-11
- Turnaround Request (MCU): LP-11  $\rightarrow$  LP-10  $\rightarrow$  LP-00  $\rightarrow$  LP-10  $\rightarrow$  LP-00
- The MCU wait until the display module is starting to control DSI-D0+/- data lanes and the MCU stop to control DSI-D0+/- data lanes (=High-Z)
- The display module changes to the stop mode: LP-00  $\rightarrow$  LP-10  $\rightarrow$  LP-11

The same bus turnaround .procedure (From the MCU to the display module) is illustrated below.



### **Bus Turnaround Procedure**

MCU and the display module terms are switched on above figure, if the Bus Turnaround (BTA) is from the display module to the MCU.

# 5.3.2.3 PACKET LEVEL COMMUNICATION


### 5.3.2.3.1 SHORT PACKET (SPa) AND LONE PACKET (LPa) STRUCTURE

Short Packet (SPa) and Long Packet (LPa) are always used when data transmission is done in Low Power Data Transmission (LPDT) or High-Speed Data Transmission (HSDT) modes.

#### The lengths of the packets are

- Short Packet (SPa): 4 bytes
- Long Packet (LPa): From 6 to 65,541 bytes

The type (SPa or LPa) of the packet can be recognized from their package headers (PH).



# Long Packet (LPa) Structure

Note:

Short Packet (SPa) Structure and Long Packet (LPa) Structure are presenting a single packet sending (= Includes LP-11, SoT and EoT for each packet sendings).

The other possibility is that there is not needed SoT, EoT and LP-11 between packets if packets have sent in multiple packet format e.g.

LP-11 =>SoT =>SPa =>LPa =>SPa =>SPa =>EoT =>LP-11

- \* LP-11 =>SoT =>SPa =>SPa =>SPa =>EoT =>LP-11
- \* LP-11 =>SoT =>LPa =>LPa =>LPa =>EoT =>LP-11

10/18/2010

83


Version 0.05



### 5.3.2.3.1.1 BIT ORDER OF THE BYTE ON PACKETS

The bit order of the byte, what is used on packets, is that the Least Significant Bit (LSB) of the byte is sent in the first and the Most Significant Bit (MSB) of the byte is sent in the last.

This same order is illustrated for reference purposes below.




# Bit Order of the Byte on Packets

# 5.3.2.3.1.2 BIT ORDER OF THE MULTIPLE BYTE INFORMATION ON PACKETS

Byte order of the multiple bytes information, what is used on packets, is that the Least Significant (LS) Byte of the information is sent in the first and the Most Significant (MS) Byte of the information is sent in the last e.g. Word Count (WC) consists of 2 bytes (16 bits) when the LS byte is sent in the first and the MS byte is sent in the last.

This same order is illustrated for reference purposes below.



Byte Order of the Multiple Byte on Packets




# 5.3.2.3.1.3 PACKET HEADER (PH)

The packet header is always consisting of 4 bytes. The content of these 4 bytes are different if it is used to Short Packet (SPa) or Long Packet (LPa).

Short Packet (SPa):

- 1st byte: Data Identification (DI) => Identification that this is Short Packet (SPa)
- 2nd and 3rd bytes: Packet Data (PD), Data 0 and 1
- 4th byte: Error Correction Code (ECC)

Packet Header(PH)



Packet Header (PH) on Long Packet (LPa)



### Data Identification (DI)

Data Identification (DI) is a part of Packet Header (PH) and it consists of 2 parts:


- Virtual Channel (VC), 2 bits, DI[7...6]
- Data Type (DT), 6 bits, DI[5...0]

The Data Identification (DI) structure is illustrated on a table below.

# Data Identification (DI) Structure

			Data Identif	ication (DI)			
Virtual Ch	annel (VC)			Data Ty	pe (DT)		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Data Identification (DI) is illustrated on Packet Header (PH) for reference purposes below.



#### 10/18/2010


#### Version 0.05



# Virtual Channel (VC)

Virtual Channel (VC) is a part of Data Identification (DI[7...6]) structure and it is used to address where a packet is wanted to send from the MCU.

Bits of the Virtual Channel (VC) are illustrated for reference purposes below.



# Virtual Channel (VC) Configuration

Virtual Channel (VC) always 0 (D[7...6]=VC[1...0]000b) when the MCU is sending "End of Transmission Packet" to the display module. See section "End of Transmission Packet (EoTP)

This display module is not supporting the virtual channel selector for other device (1 to 3) when only possible virtual channel (VC[1...0]) is 00b for this display module.



# Data Type (DT)

Data Type (DT) is a part of Data Identification (DI[5...0]) structure and it is used to define a type of the used data on a packet.

Bits of the Data Type (DT) are illustrated for reference purposes below.

																$\sum$			(	,												
f	_			-		_	_	_		2/1		0:4			<u>+ D</u>	(4.0.)	14/		10.04	Cia				40)		_	_	Г	CC			$\geq$
					)  nex						easi		niii nex	can	τву	ne)	VV		lost		hex		Бу	te)					hex			
	1	0	0	291		1	0	0	1	0	0	011	0	0	0	0	0	0	0	001	0	0	0	0	0	1	1	001	0	0	0	0
	В	В	В	В	В	В	В	В	В	B	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В		В	В	В	B	В
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
	L							M	L							M	L							M	L	15	1		$\langle   \rangle$	2	$\langle \rangle$	M S
S S S S S S S S S S S S S S S S S S S																B																
Ì										J						Tir	ne			_			<u>IL</u>	>	T	1	7	U				
																-																
														_ (	7	J	N	3	$\mathcal{M}$		n			•	~	5		0				
											4	(	$\cap$	>/					10			$\sim$	Π		$(\mathbf{P})$	ハ			2			
									-	۸ /	//			Л		J						$\sim$					0					
							0	5		W	$\left\langle \right\rangle$		6	9					((				Э,	6	ノ							
				n	R		$\mathbf{N}$	ľ	~		7	5				6	21		)		))`	6	2									
		_	1				$\mathbb{N}$		6				•	C	2	(		$\mathcal{M}$			2											
n	(		//	$\leq$			9.	4					$\mathbb{N}$	C	3	$\mathcal{N}$	J															
	()			1	י נ									10	$\Box$	ノ																
			ノ				7			$\mathcal{N}$			リ	U																		
7	0					6	$\sim$			))																						
								Y		2																						
							$\boldsymbol{n}$																									

# Packet Header (PH)

#### 10/18/2010

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

88

This Data Type (DT) also defines what the used packet is: Short Packet (SPa) or Long Packet (LPa). Data Types (DT) are different from the MCU to the display module (or other devices) and vice versa.

These Data Type (DT) are defined on tables below.

### Data Type (DT) from MCU to the Display Module (or Other Devices)

Data Type	Data Type		Packet	
Hex	Binary	Description	Size	Note
08h	00 1000	End of Transmission packet	Short	1
05h	00 0101	DCS WRITE, no parameters	Short	
15h	01 0101	DCS WRITE, 1 parameter	Short	
06h	00 0110	DCS READ, no parameters	Short	
37h	11 0111	Set Maximum Return Packet Size	Short 「	
09h	00 1001	Null Packet, no data	Long	2
19h	01 1001	Blanking Packet, no data	Long	2
39h	11 1001	DCS Long Write/Write_LUT Command Packets 🚫 📗	Long	
01h	00 0001	Sync Event, V Sync Start	Short	7
11h	01 0001	Sync Event, V Sync End	Short	7
21h	10 0001	Sync Event, H Sync Start	Short	7
31h	11 0001	Sync Event, H Sync End	Short	7
02h	00 0010	Color mode (CM) Off Command	Short	7
12h	01 0010	Color mode (CM) On Command	Short	7
22h	10 0010	Shut Down Peripheral Command	Short	7
32h	11 0010	Turn On Peripheral Command	Short	7
13h	01 0011	Generic Short Write, 1 parameter	Short	3,4,8
23h	1 10 0011	Generic Short Write, 2 parameter	Short	3,5,8
29h	10 1001	Generic Long Write	Long	3,8
14h	01 0100	Generic Read, 1 parameter	Short	3,4,8
OEh	00 1110 🌈	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long	7
1Eh	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long	7
2Eh	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long	7
3Eh	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long	7
Notes:	U -			

1. This can be used when the MCU wants to secure that there is the end of transmission in High Speed Data Transmission (HSDT) mode.

2. This can be used when the data lanes are wanted to keep in High Speed Data Transmission (HSDT) mode.

3. The receiver process packets with data type (Generic Write/Read) the same way as data type (DCS Write / Read).

4. Generic Write/Read with 1 parameter: Payload Bytes = Command + 00h.

5. Generic Write/Read with 2 parameter: Payload Bytes = Command + Parameter.

6. The receiver will ignore packets with data type that neither listed in table above nor in MIPI DSI spec.

7. The data type for Video Mode Communication: 01h, 11h, 21h, 31h, 02h, 12h 22h, 32h, 0Eh, 1Eh, 2Eh, 3Eh will be disable (ignored packet) if bit DSIM of command B100h is set to "0".

8. The data type for Generic write/read: 13h, 23h, 29h, 14h will be disable (ignored packet) if bit DSIG of command B100h is set to "0".

#### Version 0.05



#### Data Type (DT) from the Display Module (or Other Devices) to the MCU

						From	n the Display Module (or Other Devices) to the MCl	J		
Hex	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Description	Short/Lng Packet	Abbreviation	Note
02h	0	0	0	0	1	0	Acknowledge with Error Report	Short	AwER	
1Ch	0	1	1	1	0	0	DCS Read Long Response	Long	DCSRR-L	
21h	1	0	0	0	0	1	DCS Read Short Response, 1 byte returned	Short	DCSRR1-S	
22h	1	0	0	0	1	0	DCS Read Short Response, 2 byte returned	Short	DCSRR2-S	
1Ah	0	1	1	0	1	0	Generic Read Long Response	Long	GENRR-L	Note
11h	0	1	0	0	0	1	Generic Read Short Response, 1 byte returned	Short	GENRR1-S	Note
12h	0	1	0	0	1	0	Generic Read Short Response, 2 byte returned	Short	GENRR2-S	Note

The receiver will ignore other Data Type (DT) if they are not defined on tables: "Data Type (DT) from the MCU to the Display Module (or Other Devices)" or " Data Type (DT) from the Display Module (or Other Devices) to the MCU".

Note: The data type for Generic write/read: 1Ah, 11h, 12 will be disable (ignored packet) if bit DSIG of command B100h is set to "0".

#### 10/18/2010

Version 0.05



### Packet Data (PD) on the Short Packet (SPa)

Packet Data (PD) of the Short Packet (SPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Short Packet (SPa) is wanted to send.

The Word Count (WC) indicates the number of Bytes of Packet of Packet Data (PD) send after the Packet Header.

Packet Data (PD) of the Short Packet (SPa) consists of 2 data bytes: Data 0 and Data 1.


Packet Data (PD) sending order is that Data 0 is sent in the first and the Data 1 is sent in the last.


Bits of Data 1 are set to '0' if the information length is 1 byte.

Packet Data (PD) of the Short Packet (SPa), when the length of the information is 1 or 2 bytes are illustrated for reference purposes below, when Virtual Channel (VC) is 0.

Packet Data (PD) information:

- Data 0: 35hex (Display Command Set (DCS) with 1 Parameter => DI(Data Type (DT)) = 15hex)
- Data 1: 01hex (DCS's parameter)





# Packet Data (PD) for Short Packet (SPa), 2 Bytes Information

Packet Data (PD) information:

• Data 0: 10hex (DCS without parameter => DI(Data Type (DT)) = 05hex)

Data 1: 00hex (Null)

Packet Header (PH)

$\leq$																															
			D	)I							Dat	a 0							Dat	a 1							EC	C			
			05ł	nex							10ŀ	nex							00ł	nex							2CI	hex			
1	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0
В	В	B 2	В	B	В	В	B	В	В	B	В	В	В	B	B	B	В	B 2	B	В	В	B	B	B	В	B 2	В	B	В	В	B
0	1	2	3	4	5	6	/ M	0	1	2	3	4	5	6	/ M	0	1	2	3	4	5	6	7 M	0	1	2	3	4	5	6	
S							S	L S							S	S							S	L S							M S
В														В	В							В	В							В	
	-														Tir	ne									-						-
																															-

# Packet Data (PD) for Short Packet (SPa), 1 Bytes Information

10/18/2010



### Word Count (WC) on the Long Packet (LPa)


Word Count (WC) of the Long Packet (LPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Long Packet (LPa) is wanted to send.

Word Count (WC) indicates a number of the data bytes of the Packet Data (PD) what is wanted to send after Packet Header (PH) versus Packet Data (PD) of the Short Packet (SPa) is placed in the Packet Header (PH).

Word Count (WC) of the Long Packet (LPa) consists of 2 bytes.

These 2 bytes of the Word Count (WC) sending order is that the Least Significant (LS) Byte is sent in the first and the Most Significant (MS) Byte is sent in the last.

Word Count (WC) of the Long Packet (LPa) is illustrated for reference purposes below.



10/18/2010

92

### Version 0.05




# Error Correction Code (ECC)

Error Correction Code (ECC) is a part of Packet Header (PH) and its purpose is to identify an error or errors on the Packet Header (PH):

The ECC protects the following field"

- Short Packet (SPa): Data Identification (DI) byte (8 bits, D[0...7]), Packet Data (PD) bytes (16 bits, D[8...23]) and ECC(8 bits: P[0...7])
- Long Packet (LPa): Data Identification (DI) byte (8 bits, D[0...7]), Word Count (WC) bytes (16 bits: D[8...23]) and ECC (8 bits, P[0...7])

D[23...0] and P[7...0] are illustrated for reference purposes below.



D[23...0] and P[7...0] on the Long Packet (LPa)


Error Correction Code (ECC) can recognize one error or several errors and makes correction in one bit error case.



Bits (P[7...0]) of the Error Correction Code (ECC) are defined, where the symbol '^' is presenting XOR function (Pn is '1' if there is odd number of '1's and Pn is '0' if there is even number of '1's), as follows.

- P7 = 0
- P6 = 0
- P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
- P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
- P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23
- P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22
- P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23
- P0 = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23

P7 and P6 are set to '0' because Error Correction Code (ECC) is based on 64 bit value ([D63...0]), but this implementation is based on 24 bit value (D[23...0]). Therefore, there is only needed 6 bits (P[5...0]) for Error Correction Code (ECC).




10/18/2010

Version 0.05



The transmitter (The MCU or the Display Module) is sending data bits D[23...0] and Error Correction Code (ECC) P[7...0]. The receiver (The Display module or the MCU) is calculate an Internal Error Correction Code (IECC) and compares the received Error Correction Code (ECC) and the Internal Error Correction Code (IECC). This comparison is done when each power bit of ECC and IECC have been done XOR function. The result of this function is PO[7...0].

This functionality, where the transmitter is the MCU and the receiver is the display module, is illustrated for reference purposes below.



The received Error Correction Code (ECC) can be 00h when the Error Correction Code (ECC) functionality is not used for data values D[23...0] on the transmitter side.

The number of the errors (one or more) can be defined when the value of the PO[7...0] is compared to values on the following table.

		one bit		alue ol	ule Ent				)		
	Data Bit	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0	Hex	
	D[0]	0	0	0	0	0	1	1	1	07h	
	D[1]	0	0	0	0	1	0	1	1	0Bh	
	D[2]	0	0	0	0	1	1	0	1	0Dh	
	D[3]	0	0	0	0	1	1	1	0	0Eh	
	D[4]	0	0	0	1	0	0	1	1	13h	
	D[5]	0	0	0	1	0	1	0	1	15h	
	D[6]	0	0	0	1	0	1	1	0	16h	
	D[7]	0	0	0	1	1	0	0	1	19h	
	D[8]	0	0	0	1	1	0	1	0	1Ah	
	D[9]	0	0	0	1	1	1	0	0	1Ch	
	D[10]	0	0	1	0	0	0	1	1	23h	
	D[11]	0	0	1	0	0	1	0	1	25h	
	D[12]	0	0	1	0	0	1	1	0	26h	
	D[13]	0	0	1	0	1	0	0	1	29h	
	D[14]	0	0	1	0	1	0	1	0	2Ah	
	D[15]	0	0	1	0	1	1	0	0	2Ch	
	D[16]	0	0	1	1	0	0	0	1	31h	
	D[17]	0	0	1	1	0	0	1	0	32h	
	D[18]	0	0	1	1	0	1	0	0	34h	
	D[19]	0	0	1	1	1	0	0	0	38h	
	D[20]	0	0	0	1	1	1	1	1	1Fh	
5	D[21]	0	0	1	0	1	1	1	1	2Fh	
	D[22]	0	0	1	1	0	1	1	1	37h	
	D[23]	0	0	1	1	1	0	1	1	3Bh	
							~	<b>B</b> 1/ <b>E</b>			

### One Bit Error Value of the Error Correction Code (ECC)

One error is detected if the value of the PO[7...0] is on : One Bit Error Value of the Error Correction Code (ECC) and the receiver can correct this one bit error because this found value also defines what is a location of the corrupt bit e.g.

• PO[7...0] = 0Eh

• The bit of the data (D[23...0]), what is not correct, is D[3]

More than one error is detected if the value of the PO[7...0] is not on: One Bit Error Value of the Error Correction Code (ECC) e.g. PO[7...0] = 0Ch.




### 5.3.2.3.1.4 PACKET DATA (PD) ON THE LONG PACKET (LPa)

Packet Data (PD) of the Long Packet (LPa) is defined after Packet Header (PH) of the Long Packet (LPa). The number of the data bytes is defined on chapter "Word Count (WC) on the Long Packet (LPa)".

### 5.3.2.3.1.5 PACKET FOOTER (PF) ON THE LONG PACKET (LPa)

Packet Footer (PF) of the Long Packet (LPa) is defined after the Packet Data (PD) of the Long Packet (LPa). The Packet Footer (PF) is a checksum value what is calculated from the Packet Data of the Long Packet (LPa).

The checksum is using a 16-bit Cyclic Redundancy Check (CRC) value which is generated with a polynomial X16+X12+X5+X0 as it is illustrated below.



### 16-bit Cyclic Redundancy Check (CRC) Calculation

The 16-bit Cyclic Redundancy Check (CRC) generator is initialized to FFFFh before calculations. The Least Significant Bit (LSB) of the data byte of the Packet Data (PD) is the first bit what is inputted into the 16-bit Cyclic Redundancy Check (CRC).

An example of the 16-bit Cyclic Redundancy Check (CRC), where the Packet Data (PD) of the Long Packet (LPa) is 01h, is illustrated (step-by-step) below.


	In	<b>→</b> (	XOR (In,C0)	C1	5 C14	1 C1:	3 C1:	2 C1'	XOR(XOR (In,C0),C11)	►C1	0 C9	Ct	C7	C6	C5	C4	XOR(XOR (In,C0),C4) C3 C2 C1 C0
			Ī	5	4	$\langle$	1			5							$\mathcal{J}$
5	tep	In	XOR(In,C0)	C15	C14	LC13		2 C11	XOR(XOR (In,C0),C11(Step-1))		0 C9	CE	C7	C6	C5	C4	XOR(XOR (In,C0),C4(Step-1)) C3 C2 C1 C0 C0
	0	x	X	-	1	1	1	1		x 1	1	1	1	1	1	1	X 1 1 1 1 X
F	1	1(LSB)	0	0	1	1	1	1		1 1	1	1	1	1	1	1	1 1 1 1 1
	2	0	1	1	0	1	1	1		0 0	1	1	1	1	1	1	0 0 1 1 1 1
	3	0	1	1	1	0	1	1		0 0	0	1	1	1	1	1	0 0 1 1 1
	4	0	1	1	1	1	0	1		0 0	0	0	1	1	1	1	0 0 0 1 1
	5	0	1	1	1	1	1	0		0 0	0	0	0	1	1	1	0 0 0 0 0
	6	0	0	0	1	1	1	1		0 0	0	0	0	0	1	1	1 1 0 0 0
	7	0	0	0	0	1	1	1		1 1	0	0	0	0	0	0	1 1 1 0 0 0
	8	0(MSB)	0	0	0	0	1	1		1 1	1	0	0	0	0	0	1 1 1 0 0
		1 Byte	CRC Resoult	0	0	0	1	1		1	1	0	0	0	0	0	1 1 1 0
				MSE	3												LSB

CRC Calculation - Packet Data (PD) is 01h



A value of the Packet Footer (PF) is 1E0Eh in this example. This example (Command 01h has been sent) is illustrated below.

Packet Header (PH)



The receiver is calculated own checksum value from received Packet Data (PD). The receiver compares own checksum and the Packet Footer (PF) what the transmitter has sent.


The received Packet Data (PD) and Packet Footer (PF) are correct if the own checksum of the receiver and Packet Footer (PF) are equal and vice versa the received Packet Data (PD) and Packet Footer (PF) are not correct if the own checksum of the receiver and Packet Footer (PF) are not equal.

# 5.3.2.3.2 PACKET TRANSMISSIONS

### 5.3.2.3.2.1 PACKET FROM THE MCU TO THE DISPLAY MODULE

#### **Display Command Set (DCS)**

Display Command Set (DCS), which is defined on chapter "6 Instruction Description", is used from the MCU to the display module. This Display Command Set (DCS) is always defined on the Data 0 of the Packet Data (PD), which is included in Short Packet (SPa) and Long packet (LPa) as these are illustrated below.



Display Command Set (DCS) on Short Packet (SPa) and Long Packet (LPa)



## Generic Write, 1 Parameter (GENW1-S), Data Type = 01 0011 (13h)

"Generic Write, 1 Parameter" (GENW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0011b), from the MCU to the display module. The content of 2 payload bytes is "command" and 00h. These commands are defined on a table (See chapter "6 Instruction Description") below.


Command
NOP (00h)
SWRESET (01h)
SLPIN (10h)
SLPOUT (11h)
PTLON (12h)
NORON (13h)
INVOFF (20h)
INVON (21h)
ALLPOFF (22h)
ALLPON (23h)
DISPOFF (28h)
DISPON (29h)
Memory Write (2Ch), Note
TEOFF (34h)
IDMOFF (38h)
IDMON (39h)

Note : Subpixel has not been written

- Short Packet (SPa) is defined e.g.
- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 0011b
- Packet Data (PD)
  - Data 0: "Sleep In (10h)", Display Command Set (DCS)
  - Data 1: Always 00hex
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.

Packet Header (PH)



# Generic Write, 1 Parameter (GENW1-S) - Example

10/18/2010

#### Version 0.05



### Generic Write, 2 Parameter (GENW2-S), Data Type = 10 0011 (23h)

"Generic Write, 2 Parameter" (GENW2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0011b), from the MCU to the display module. The content of 2 payload bytes is "command" and "parameter". These commands are defined on a table (See chapter "6 Instruction Description") below.

Command
GAMSET (26h)
RAMWR (2Ch), Note
TEON (35h)
MADCTR (36h)
COLMOD (3Ah)
RAMWRC (3Ch), Note
WRDISBV (51h)
WRCTRLD (53h)
WRCABC (55h)
WRCABCMB (5Eh)

Note : One Subpixel has been written.

- Short Packet (SPa) is defined e.g.
- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 0011b
- Packet Data (PD)
  - Data 0: "PMCSET (3Ah)", Display Command Set (DCS)
  - Data 1: 01hex, Parameter of the DCS
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.

Ŋ			)) )	Ń			<u> </u>				5		F	ac	ke	t H	lea	de	r (F	PH	)											
V						6		IJ		ノ				F	Pac	ke	et D	ata	a					_	_							
	DI         Data 0 (DCS)         Data 1 (Parameter)         ECC           23hex         3Ahex         01hex         1Ehex           1         0         1         0         1         0         0         0         0         1         1         1         0         0         0         0         1         1         1         0         0         0         0         0         1         1         1         0         0         0         0         0         1         1         1         0         0         0         0         0         1         1         1         0         0         0         0         0         1         1         1         0         0         0         0         0         0         1         1         1         0         0         0         0         0         1         1         1         0         0         0         0         0         0         1         1         1         0         0         0         0         0         0         1         1         1         0         0         0         0         0         0         0         0																															
		23hex 3Ahex 01hex																_				1EI	nex									
	1	0	1	0	1	0	0	0	0	1	0	1	1	1	0	0	1	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0
	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	B 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7
	L S B							M S B	L S B							M S B	L S B							M S B	L S B							M S B
																Tir	me															

Generic Write, 2 Parameter (GENW2-S) – Example



NT35510

### Generic Write Long (GENW-L) , Data Type = 10 1001 (29h)

"Generic Write Long" (GENW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 10 1001b), from the MCU to the display module. Command (No Parameters) and Write (1 or more parameters), are defined on a table (See chapter "6 Instruction Description") below.

defined on a table (See chapter of instruc	n Description ) below.
Command	
NOP (00h) , Note1	
SWRESET (01h), Note1	
SLPIN (10h), Note1	
SLPOUT (11h), Note1	
PTLON (12h), Note1	
NORON (13h), Note1	n
INVOFF (20h), Note1	
INVON (21h), Note1	
ALLPOFF (22h)	
ALLPON (23h)	
GAMSET (26h), Note2	
DISPOFF (28h), Note1	
DISPON (29h), Note1	
CASET (2Ah)	
RASET (2Bh)	
RAMWR (2Ch), Note2	
RGBSET (2Dh)	
PARLINES (30h)	
TEOFF (34h), Note1	
TEON (35h) , Note2	
MADCTR (36h), Note2	
IDMOFF (38h), Note1	
IDMON (39h), Note1	
COLMOD (3Ah), Note2	
RAMWRC (3Ch), Note2	
TEARLINE (44h)	
WRPFD (50h)	_
WRDISBV (51h), Note2	
WRCTRLD (53h)	_
WRCABC (55h), Note2	_
WRHYSTE (57h) ,	_
WRGAMMSET (58h) ,	_
WRCABCMB (5Eh)	_
WRLSLC(65h)	

Notes :

1. Also Short Packet (Spa) can be used; See Generic Write, 1 Parameter.

2. Also Short Packet (Spa) can be used; See Generic Write, 2 Parameter.

10/18/2010


#### Version 0.05



Long Packet (Lpa), when a command (No Parameter) was sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 1001b
- Word Count (WC)
  - Word Count (WC): 0001h
- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Packet Footer (PF)

This is defined on the Long Packet (Lpa) as follows.




Generic Write Long (GENW-L) with DCS Only - Example



Long Packet (Lpa), when a Write (1 parameter) was sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 1001b
- Word Count (WC)
  - Word Count (WC): 0002h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: "Gamma Set (3Ah)", Display Command Set (DCS)
  - Data 1: 01hex, Parameter of the DCS
- Packet Footer (PF)

This is defined on the Long Packet (Lpa) as follows.




Generic Long Write with DCS and 1 Parameter - Example

#### 10/18/2010

#### Version 0.05





Time Generic Write Long with DCS and 4 Parameters - Example

В

#### 10/18/2010

#### Version 0.05

В



### Generic Read, 1 Parameter (GENR1-S), Data Type = 01 0100 (14h)

"Generic Read, 1 Parameter (GENR1-S) is always using a Short Packet (Spa), what is defined on Data Type (DT, 01 0100b), from the MCU to the display module. This command is defined on a table (See chapter "6 Instruction Description") below.

The 1<sup>st</sup> parameter (Dummy Data) is not returned as it is done in MeSSI-8/16 cases. The first returned parameter is the 2<sup>nd</sup> parameter in DSI case.

is the 2 parameter in DSI case.	
Command	
RDNUMED (05h)	
RDDPM (0Ah)	
RDDMADCTR (0Bh)	
RDDCOLMOD (0Ch)	
RDDIM (0Dh)	
RDDSM (0Eh)	
RDDSDR (0Fh)	
RAMRD (2Eh), Note	
RAMRDC (3Eh), Note	
RDDISBV (52h)	
RDCTRLD (54h)	
RDCABC (56h)	
RDFSVM (5Ah)	
RDFSVL (5Bh)	
RDMFFSVM (5Ch)	
RDMFFSVL (5Dh)	
RDCABCMB (5Fh)	
RDLSCCM (66h)	
RDLSCCL (67h)	
RDBWLB (70h)	
RDBkx (71h)	
RDBky (72h)	
RDWx (73h)	
RDWy (74h)	
RDRGLB (75h)	
RDRx (76h)	
RDRy (77h)	
RDGx (78h)	
RDGy (79h)	
RDBALB (7Ah)	
RDBx (7Bh) RDBy (7Ch)	
RDAx (7Dh)	
RDAy (7Eh) RDDDBST (A1h)	
RDDDBC (A8h)	
RDFCS (AAh)	
RDCCS (AFh)	
RDID1 (DAh)	
RDID2 (DBh)	
RDID3 (DCh)	
	1

Note: One Subpixel has been read

10/18/2010

Version 0.05




NT35510

The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is "Set Maximum Return Packet Size" (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send "Display Command Set (DCS) Read, No Parameter" to the display module. This same sequence is illustrated for reference purposes below.

Step 1:

- The MCU sends "Set Maximum Return Packet Size" (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module
- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 11 0111b
- Maximum Return Packet Size (MRPS)
  - Data 0: 01hex
  - Data 1: 00hex
- Error Correction Code (ECC)

Packet Header (PH)




#### 10/18/2010

#### Version 0.05



Step 2:

- The MCU wants to receive a value of the "Read ID1 (DAh)" from the display module when the MCU sends "Generic Read, 1 Parameter" to the display module
- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 0100b
- Packet Data (PD)
  - Data 0: "Read ID1 (DAh)", Display Command Set (DCS)
  - Data 1: Always 00hex
- Error Correction Code (ECC)



Step 3: The display module can send 2 different information to the MCU after Bus Turnaround (BTA)

- 1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command. See section "Acknowledge with Error Report (AwER)".
- 2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

#### Version 0.05



## Display Command Set (DCS) Write, No Parameter (DCSWN-S), Data Type = 00 0101 (05h)

"Display Command Set (DCS) Write, No Parameter" is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0101b), from the MCU to the display module. These commands are defined on a table (See chapter "6 Instruction Description") below.

Command
NOP (00h)
SWRESET (01h)
SLPIN (10h)
SLPOUT (11h)
PTLON (12h)
NORON (13h)
INVOFF (20h)
INVON (21h)
ALLPOFF (22h)
ALLPON (23h)
DISPOFF (28h)
DISPON (29h)
Memory Write (2Ch), Note
TEOFF (34h)
IDMOFF (38h)
IDMON (39h)


Note : Subpixel has not been written

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 00 0101b
- Packet Data (PD)
  - Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Data 1: Always 00hex
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.

Packet Header (PH)



## Display Command Set (DCS) Write, No Parameter (DCSWN-S) - Example

## 10/18/2010

#### Version 0.05



## Display Command Set (DCS) Write, 1 Parameter (DCSW1-S), Data Type = 01 0101 (15h)

"Display Command Set (DCS) Write, 1 Parameter" (DCSW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0101b), from the MCU to the display module. These commands are defined on a table (See chapter "6 Instruction Description") below.

command														
GAMSET (26h)	_													
Memory Write (2Ch), Note	_													
TEON (35h)	_													
MADCTR (36h)	_													
COLMOD (3Ah)	_													
RAMWRC (3Ch), Note	-													
WRDISBV (51h)														
WRCTRLD (53h)														
WRCABC (55h)														
/RCABCMB (5Eh)														
Note : One Subpixel has been written.														
Short Packet (SPa) is defined e.g.	rt Packet (SPa) is defined e.g.													
<ul> <li>Data Identification (DI)</li> </ul>														
<ul> <li>Virtual Channel (VC, DI[76]): 00b</li> </ul>														
<ul> <li>Data Type (DT, DI[50]): 01 0101b</li> </ul>														
Packet Data (PD)														
<ul> <li>Data 0: "PMCSET (3Ah)", Display Cor</li> </ul>														
<ul> <li>Data 1: 01hex, Parameter of the DCS</li> </ul>														
Error Correction Code (ECC)														
This is defined on the Short Packet (SPa) as	s follows.													
	Packet Header (PH)													
	Packet Data													
DI Data 0 (	(DCS) Data 1 (Parameter) ECC													
15hex 3Ahe														
	B     B													
	4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7													
S S S	S S S S													
ВВВ	B B B B													
	—————————————————————————————————————													

Display Command Set (DCS) Write, 1 Parameter (DCSW1-S) – Example



## Display Command Set (DCS) Write Long (DCSW-L), Data Type = 11 1001 (39h)

"Display Command Set (DCS) Write Long" (DCSW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 11 1001b), from the MCU to the display module. Command (No Parameters) and Write (1 or more parameters), are defined on a table (See chapter "6 Instruction Description") below

more parameters), are defined on a table (e	
Command	
NOP (00h), Note1	
SWRESET (01h), Note1	
SLPIN (10h), Note1	
SLPOUT (11h), Note1	
PTLON (12h), Note1	
NORON (13h), Note1	1
INVOFF (20h), Note1	
INVON (21h), Note1	
GAMSET (26h), Note2	
DISPOFF (28h), Note1	
DISPON (29h), Note1	
CASET (2Ah)	
RASET (2Bh)	
RAMWR (2Ch), Note2	
RGBSET (2Dh)	
PARLINES (30h)	
SCRLAR (33h)	
TEOFF (34h), Note1	
TEON (35h), Note2	
MADCTR (36h), Note2	
IDMOFF (38h), Note1	
IDMON (39h) , Note1	
COLMOD (3Ah), Note2	
RAMWRC (3Ch), Note2	-
TEARLINE (44h)	•
WRPFD (50h)	-
WRDISBV (51h), Note2	•
WRCTRLD (53h)	-
WRCABC (55h), Note2	-
WRHYSTE (57h) ,	4
WRGAMMSET (58h) ,	4
WRCABCMB (5Eh)	
WRLSLC(65h)	]
Notes :	

Notes :

1. Also Short Packet (SPa) can be used; See\_Display Command Set (DCS) Write, No Parameter.

2. Also Short Packet (SPa) can be used; See Display Command Set (DCS) Write, 1 Parameter.


## Version 0.05



Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
  - Word Count (WC): 0001h
- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Packet Footer (PF)

This is defined on the Short Packet (SPa) as follows.




Display Command Set (DCS) Write Long (DCSW-L) with DCS Only - Example



Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
  - Word Count (WC): 0002h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: "Gamma Set (26h)", Display Command Set (DCS)
  - Data 1: 01hex, Parameter of the DCS
- Packet Footer (PF)

This is defined on the Short Packet (SPa) as follows.




Display Command Set (DCS) Write Long with DCS and 1 Parameter - Example

## 10/18/2010


#### Version 0.05





- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
  - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: "PARLINES (30h)", Display Command Set (DCS)
  - Data 1: 00hex, 1st Parameter of the DCS, Start Column SC[15...8]
  - Data 2: 00hex, 2nd Parameter of the DCS, Start Column SC[7...0]
  - Data 3: 01hex, 3rd Parameter of the DCS, End Column EC[15...8]
  - Data 4: 3Fhex, 4th Parameter of the DCS, End Column EC[7...0]
- Packet Footer (PF)

This is defined on the Short Packet (SPa) as follows.



Display Command Set (DCS) Write Long with DCS and 4 Parameters - Example

#### 10/18/2010

#### Version 0.05



## Display Command Set (DCS) Read, No Parameter (DCSRN-S), Data Type = 00 0110 (06h)

"Display Command Set (DCS) Read, No Parameter" (DCSRN-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0110b), from the MCU to the display module. These commands are defined on a table (See chapter "6 Instruction Description") below.

The 1st parameter (Dummy Data) is not returned as it is done in MeSSI-8/16 cases. The first returned parameter is the 2nd parameter in DSI case.

is the 2nd parameter in DSI case.	
Command	
RDNUMED (05h)	
RDDPM (0Ah)	
RDDMADCTR (0Bh)	
RDDCOLMOD (0Ch)	
RDDIM (0Dh)	
RDDSM (0Eh)	
RDDSDR (0Fh)	
RAMRD (2Eh), Note	
RAMRDC (3Eh), Note	
RDDISBV (52h)	
RDCTRLD (54h)	
RDCABC (56h)	
RDFSVM (5Ah)	
RDFSVL (5Bh)	
RDMFFSVM (5Ch)	
RDMFFSVL (5Dh)	
RDCABCMB (5Fh)	
RDLSCCM (66h)	
RDLSCCL (67h)	
RDBWLB (70h)	
RDBkx (71h)	
RDBky (72h)	
RDWx (73h)	
RDWy (74h)	
RDRGLB (75h)	
RDRx (76h)	
RDRy (77h)	
RDGx (78h)	
RDGy (79h)	
RDBALB (7Ah)	
RDBx (7Bh)	
RDBy (7Ch)	
RDAx (7Dh)	
RDAy (7Eh)	
RDDDBST (A1h)	
RDDDBC (A8h)	
RDFCS (AAh) RDCCS (AFh)	
RDID1 (DAh)	
RDID2 (DBh)	
RDID2 (DBh) RDID3 (DCh)	
(חסוו) במומא	1

10/18/2010

## Version 0.05



The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is "Set Maximum Return Packet Size" (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send "Display Command Set (DCS) Read, No Parameter" to the display module. This same sequence is illustrated for reference purposes below.

10/18/2010


#### Version 0.05



Step 1:

- The MCU sends "Set Maximum Return Packet Size" (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module
- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 11 0111b
- Maximum Return Packet Size (MRPS)
  - Data 0: 01hex
  - Data 1: 00hex
- Error Correction Code (ECC)

Packet Header (PH)



Step 2:

- The MCU wants to receive a value of the "Read ID1 (DAh)" from the display module when the MCU sends "Display Command Set (DCS) Read, No Parameter" to the display module
- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
     Data Type (DT, DI[5...0]): 00 0110b
- Packet Data (PD)
- Packet Data (PD)
  - Data 0: "Read ID1 (DAh)", Display Command Set (DCS)
  - Data 1: Always 00hex
- Error Correction Code (ECC)

Packet Header (PH)

	Packet Data (PD)																														
	DI     Data 0 (DCS)     Data 1 (Always 00hex)     ECC       06hex     DAhex     00hex     1Fhex																														
0	1	1	001	0	0	0	0	0	1	0	1 1	1	0	1	1	0	0	0	00	0	0	0	0	1	1	1	1	1	0	0	0
В 0	В 1	B 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	B 2	В 3	В 4	В 5	B 6	В 7	В 0	В 1	B 2	В 3	B 4	В 5	B 6	В 7
L S B	M L S S										M S B	L S B							M S B	L S B							M S B				
	Time																														

<sup>1</sup> Display Command Set (DCS) Read, No Parameter (DCSRN-S) - Example

Step 3: The display module can send 2 different information to the MCU after Bus Turnaround (BTA)

- 1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command. See section "Acknowledge with Error Report (AwER)".
- 2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

10/18/2010

Version 0.05



## Null Packet, No Data (NP-L), Data Type = 00 1001 (09h)

"Null Packet, No Data" (NP-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 001001b), from the MCU to the display module. The purpose of this command is keeping data lanes in the high speed mode (HSDT), if it is needed. The display module is ignored Packet Data (PD) what the MCU is sending.

Long Packet (LPa), when 5 random data bytes of the Packet Data (PD) were sent, is defined e.g.

• Data Identification (DI)

- Virtual Channel (VC, DI[7...6]): 00b
- Data Type (DT, DI[5...0]): 00 1001b
- Word Count (WC)
  - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: 89h (Random data)
  - Data 1: 23h (Random data)
  - Data 2: 12h (Random data)
  - Data 3: A2h (Random data)
  - Data 4: E2h (Random data)

0 0 1 0 0 0 1 0

Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows:

DI

09hex

N

S B L

S B

Packet Data (PD)

Packet Header (PH)

WC(Least Significant Byte) WC(Most Significant Byte)

0 0 0 0 0 0 0 0 0 0 0 0 0 1

7 0

Μ

L

S S B B

Time

00hex

05hex

0 0 0 0

FCC

30hex

0

ML

S S B B 0 0

Μ

S B

4	$\sim$			$^{\prime\prime}$																												$\geq$					
			Da	ta 0	(D0	CS)				Data 1 (1 <sup>st</sup> Parameter)								Data 2 (2 <sup>nd</sup> Parameter)									Data 3 (3 <sup>rd</sup> Parameter)										
Ī				891	nex					23hex								12hex									A2hex										
ſ	1	0	0	1	0	0	0	1	1	1	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	1	0	1					
Ī	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В					
L	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7					
	L							м	L							М	L							Μ	L							М					
	s							s	s							S	S							S	S							S					
	В							В	В							В	В							В	В							В					
, Γ																<u> </u>									· · · ·												
<i>\</i> -																· I Ir	me																				

Packet Data (PD) Packet Footer (PF) Data 4 (4<sup>th</sup> Parameter) CRC(Least Significant Byte) CRC (Most Significant Byte 59hex E2hex 29hex 0 0 1 1 1 0 0 0 0 1 1 1 0 0 1 0 0 0 0 6 6 4 5 7 7 2 3 0 0 1 2 1 7 M L S S B B L S B Μ N S B S B S B Time\_

Null Packet, No Data (NP-L) - Example

#### 10/18/2010

118

#### Version 0.05



## End of Transmission Packet (EoTP), Data Type = 00 1000 (08h)

"End of Transmission Packet" (EoTP) is always using a Short Packet (SPa), what is defined on Data Type (DT, 001000b), from the MCU to the display module. The purpose of this command is terminated the high speed mode (HPDT) properly when there is added this extra packet after the last payload packet before "End of Transmission" (EoT), which is an interface level functionality.

The MCU can decide if it want to use the "End of Transmission Packet" (EoTP) or not. The NT35510 has the capability to support both: i.e. If MCU applies the EoTP, it shall report the "DSI Protocol Violation" error when the EoTP is not detected in the high speed (HS). This error reporting can be enable/disable by bit DIS\_EoTP\_HS of command B100h (page 0).

The display module is or isn't receiving "End of Transmission Packet" (EoTP) from the MCU during the Low Power Data Transmission (LPDT) mode before "Marked-1" (=leaving Escape mode) what ends the Low Power Data Transmission (LPDT) mode.

The display module is not allowed to send "End of Transmission Packet" (EoTP) to MCU during the Low Power Data Transmission (LPDT) mode.

The summary of the receiving and transmitting EoTP is listed below.

Receiving and Transmitting EoTP during LPDT
---


Direction	Display Module (DM) in	Display Module (DM) in
Direction	High Speed Data Transmission (HPDT)	Low Power Data Transmission (LPDT)
MCU => Display Driver	With or Without EoTP is Supported	With or Without EoTP is Supported
	HS Mode is not available	EoTP can not be sent by
Display Driver => MCU	(EoTP is not available)	the Display Driver
NONAT		200

#### Version 0.05





- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 00 1000b
- Packet Data (PD):
  - Data 0: 0Fh
  - Data 1: 0Fh
- Error Correction Code (ECC)
  - ECC: 01h



End of Transmission Packet (EoTP) - Examples

#### Version 0.05



## Sync Event (H Start, H End, V Start, V End), Data Type = xx 0001 (x1h)

Sync Events are Short packets and, therefore, can time-accurately represent events like the start and end of sync pulses. As "start" and "end" are separate and distinct events, the length of sync pulses, as well as position relative to active pixel data, e.g. front and back porch display timing, may be accurately conveyed to the peripheral. The Sync Events are defined as follows:

- Data Type = 00 0001 (01h) V Sync Start
- Data Type = 01 0001 (11h) V Sync End
- Data Type = 10 0001 (21h) H Sync Start
- Data Type = 11 0001 (31h) H Sync End

In order to represent timing information as accurately as possible a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Similarly, a V Sync End event implies an H Sync Start event for the last line of the VSA.

Sync events should occur in pairs, Sync Start and Sync End, if accurate 1054 pulse-length information needs to be conveyed. Alternatively, if only a single point (event) in time is required, a single sync event (normally, Sync Start) may be transmitted to the peripheral. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode, however. Display modules that do not need traditional sync/blanking/pixel timing should transmit pixel data in a high-speed burst then put the bus in Low Power Mode, for reduced power consumption. The recommended burst size is a scan line of pixels, which may be temporarily stored in a line buffer on the display module.

## Color Mode On Command, and, Data Type = 01 0010 (12h)

Color Mode On is a Short packet command that switches a Video Mode display module to 8-colors mode for power saving.

## Color Mode Off Command, Data Type = 00 0010 (02h)

Color Mode Off is a Short packet command that returns a Video Mode display module from 8-colors mode to normal display operation.

## Shutdown Peripheral Command, Data Type = 10 0010 (22h)

Shutdown Peripheral command is a Short packet command that turns off the display in a Video Mode display module for power saving. Note the interface shall remain powered in order to receive the turn-on, or wake-up, command.


## Turn On Peripheral Command, Data Type = 11 0010 (32h)

Turn On Peripheral command is Short packet command that turns on the display in a Video Mode display module for normal display operation.

## Blanking Packet (Long), Data Type = 01 1001 (19h)

A Blanking packet is used to convey blanking timing information in a Long packet. Normally, the packet represents a period between active scan lines of a Video Mode display, where traditional display timing is provided from the host processor to the display module. The blanking period may have *Sync Event* packets interspersed between blanking segments. Like all packets, the Blanking packet contents shall be an integer number of bytes. Blanking packets may contain arbitrary data as payload. The Blanking packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes, and a two-byte checksum.





## Packed Pixel Stream, 16-bit Format, Long packet, Data Type = 00 1110 (0Eh)

# 16-bit per Pixel – RGB Color Format, Long packet


Packed Pixel Stream 16-Bit Format is a Long packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is five bits red, six bits green, five bits blue, in that order. Note that the "Green" component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.

Normally, the display module has no frame buffer of its own, so all image data shall be supplied by the host processor at a sufficiently high rate to avoid flicker or other visible artifacts.

## Version 0.05





#### Packed Pixel Stream, 18-bit Format, Long packet, Data type = 01 1110 (1Eh)



Packed Pixel Stream 18-Bit Format (Packed) is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.


Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional fill pixels at the end of the display line to make the transmitted width a multiple of four pixels. The receiving peripheral shall not display the fill pixels when refreshing the display device. For example, if a display device has an active display width of 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the first 399 pixels and discard the last pixel of the transmission.

With this format, the total line width (displayed plus non-displayed pixels) should be a multiple of four pixels (nine bytes).


## 10/18/2010

#### Version 0.05





#### Pixel Stream, 18-bit Format in Three Bytes, Long packet, Data Type = 101110 (2Eh)



In the 18-bit Pixel Loosely Packed format, each R, G, or B color component is six bits but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the Link. This requires more bandwidth than the "packed" format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link.


This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that order. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

10/18/2010

#### Version 0.05





#### Packed Pixel Stream, 24-bit Format, Long packet, Data Type = 11 1110 (3Eh)



Packed Pixel Stream 24-Bit Format is a Long packet. It is used to transmit image data formatted as 24-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that order. Each color component occupies one byte in the pixel stream; no components are split across byte boundaries. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

#### Version 0.05



## 5.3.2.3.2.2 PACKET FROM THE DISPLAY MODULE TO THE MCU

## Used Packet Types


The display module is always using Short Packet (SPa) or Long Packet (LPa), when it is returning information to the MCU after the MCU has requested information from the Display Module. This information can be a response of the Display Command Set (DCS) (See chapter "5.3.2.3.2.1 Display Command Set (DCS) Read, No Parameter" (DCSRN-S)) or an Acknowledge with Error Report (See chapter: "5.3.2.3.2.2 Acknowledge with Error Report (AwER)" (AwER).

The used packet type is defined on Data Type (DT). See chapter "5.3.2.3.1.3 Data Type (DT)".

A number of the return bytes are more than the maximum size of the Packet Data (PD) on Long Packet (LPa) or Short Packet (SPa) when the display module is sending return bytes in several packets until all return bytes have been sent from the display module to the MCU.

It is not possible that the display module is sending return bytes in several packets even if the maximum size of the Packet Data (PD) could be sent on a packet.

Both cases are illustrated for reference purposes below.



Return Bytes on Several Packets – Not Possible

## Data Types for Display Module-sourced Packets


Data Type Hex	Data Type Binary	Symbol	Description	Packet Size
02h	00 0010	AwER	Acknowledge & Error Report	Short
1Ch	01 1100	DCSRR-L	DCS Long Read Response	Long
21h	10 0001	DCSRR1-S	DCS Short Read Response, 1 Byte returned	Short
22h	10 0010	DCSRR2-S	DCS Short Read Response, 2 Byte returned	Short
1Ah	01 1010	GENRR-L	Generic Long Read Response	Long
11h	01 0001	GENRR1-S	Generic Short Read Response, 1 Byte returned	Short
12h	01 0010	GENRR2-S	Generic Short Read Response, 2 Byte returned	Short

## 10/18/2010

## Version 0.05



The display module is return 2 packets (1<sup>st</sup> packet: Data, 2<sup>nd</sup> packet Acknowledge with Error Report ) to the MCU when the display module has received a read command. See section "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" where has been detected and corrected a single bit error by the EEC (See bit 8 on Table" Acknowledge with Error Report (AwER) for Short Packet (SPa) Response"). This return packets are illustrated for reference purpose below.



#### 10/18/2010

#### Version 0.05



## Acknowledge with Error Report (AwER), Data Type = 00 0010(02h)

"Acknowledge with Error Report" (AwER) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0010b), from the display module to the MCU.

The Packet Data (PD) can include bits, which are defining the current error, when a corresponding bit is set to '1', as they are defined on the following table.

# Acknowledge with Error Report (AwER) for Long Packet (LPa) Response

		vledge with Error Report (AwER) for Long Packet (I	LPa) Response
	Bit	Description	
	0	SoT Error	
	1	SoT Sync Error	
	2	EoT Sync Error	
	3	Escape Mode Entry Command Error	1 ~
	4	Low-Power Transmit Sync Error	
	5	Any Protocol Timer Time-Out	
	6	False Control Error	
	7	Contention is Detected on the Display Module	
	8	ECC Error, single-bit (detected and corrected)	
	9	ECC Error, multi-bit (detected, not corrected)	
	10	Checksum Error (Long packet only)	
	11	DSI Data Type (DT) Not Recognized	
	12	DSI Virtual Channel (VC) ID Invalid	
	13	Invalid Transmission Length	
	14	Reserved, Set to '0' internally	
	15	DSI Protocol Violation	
Ac	know	vledge with Error Report (AwER) for Short Packet (	SPa) Response
	Bit	Description	
~	0		
		SoT Error	
14	1	SoT Error SoT Sync Error	
1			
Ŵ	1	SoT Sync Error	
Ŵ	1 2	SoT Sync Error EoT Sync Error	
1	1 2 3	SoT Sync Error EoT Sync Error Escape Mode Entry Command Error	
	1 2 3 4	SoT Sync Error EoT Sync Error Escape Mode Entry Command Error Low-Power Transmit Sync Error	
	1 2 3 4 5	SoT Sync Error EoT Sync Error Escape Mode Entry Command Error Low-Power Transmit Sync Error Any Protocol Timer Time-Out	
	1 3 4 5 6	SoT Sync Error EoT Sync Error Escape Mode Entry Command Error Low-Power Transmit Sync Error Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected)	
	1 2 3 4 5 6 7	SoT Sync Error EoT Sync Error Escape Mode Entry Command Error Low-Power Transmit Sync Error Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected) ECC Error, multi-bit (detected, not corrected)	
	1 2 3 4 5 6 7 8	SoT Sync Error EoT Sync Error Escape Mode Entry Command Error Low-Power Transmit Sync Error Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected)	
	2 3 4 5 6 7 8 9	SoT Sync Error EoT Sync Error Escape Mode Entry Command Error Low-Power Transmit Sync Error Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected) ECC Error, multi-bit (detected, not corrected) Set to "0" internally (Only for Long Packet (LP)) DSI Data Type (DT) Not Recognized	
	1 3 4 5 6 7 8 9 10	SoT Sync Error EoT Sync Error Escape Mode Entry Command Error Low-Power Transmit Sync Error Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected) ECC Error, multi-bit (detected, not corrected) Set to "0" internally (Only for Long Packet (LP))	
	1 3 4 5 6 7 8 9 10 11	SoT Sync Error EoT Sync Error Escape Mode Entry Command Error Low-Power Transmit Sync Error Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected) ECC Error, multi-bit (detected, not corrected) Set to "0" internally (Only for Long Packet (LP)) DSI Data Type (DT) Not Recognized	
	1 2 3 4 5 6 7 8 9 10 11 12	SoT Sync Error EoT Sync Error Escape Mode Entry Command Error Low-Power Transmit Sync Error Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected) ECC Error, multi-bit (detected, not corrected) Set to "0" internally (Only for Long Packet (LP)) DSI Data Type (DT) Not Recognized DSI Virtual Channel (VC) ID Invalid	

These errors are only included on the last packet, which has been received from the MCU to the display module before Bus Turnaround (BTA).

The display module ignores the received packet which includes error or errors.


#### Version 0.05



Acknowledge with Error Report (AwER) of the Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 00 0010b
- Packet Data (PD):
  - Bit 8: ECC Error, single-bit (detected and corrected)
  - AwER: 0100h
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



10/18/2010

## Version 0.05




Therefore, there is needed a method to check if there has been errors on the previous packets. These errors of the previous packets can check "Read Display Signal Mode (0Eh)" and "Read Number of the Errors on DSI (05h)" commands.

The bit D0 of the "Read Display Signal Mode (0Eh)" command has been set to '1' if a received packet includes an error.

The number of the packets, which are including an ECC or CRC error, are calculated on the RDNUMED register, which can read "Read Number of the Errors on DSI (05h)" command. This command also sets the RDNUMED register to 00h as well as set the bit D0 of the "Read Display Signal Mode (0Eh)" command to '0' after the MCU has read the RDNUMED register from the display module.

The functionality of the RDNUMED register is illustrated for reference purposes below.



Notes:

- 1. This information can Interface or Packet Level Communication but it is always from the MCU to the display module in this case.
- 2. CRC or ECC error.

#### Version 0.05



## DCS Read Long Response (DCSRR-L), Data Type = 01 1100(1Ch)

"DCS Read Long Response" (DCSRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1100b), from the display module to the MCU. "DCS Read Long Response" (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.


"DCS Read Long Response" (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

#### • Data Identification (DI)

- Virtual Channel (VC, DI[7...6]): 00b
- Data Type (DT, DI[5...0]): 01 1100b
- Word Count (WC)
  - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: 89h
  - Data 1: 23h
  - Data 2: 12h
  - Data 3: A2h
  - Data 4: E2h
  - acket Easter (DE)
- Packet Footer (PF)

This is defined on the Long Packet (LP) as follows



DCS Read Long Response (DCSRR-L) - Example

#### 10/18/2010

131

Version 0.05




## DCS Read Short Response, 1 Byte Returned (DCSRR1-S), Data Type = 10 0001(21h)

"DCS Read Short Response, 1 Byte Returned" (DCSRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0001b), from the display module to the MCU. "DCS Read Short Response, 1 Byte Returned" (DCSRR1-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 0001b
- Packet Data (PD):
  - Data 0: 45h
  - Data 1: 00h (Always)
- Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



DCS Read Short Response, 1 Byte Returned (DCSRR1-S) - Example

#### 10/18/2010

#### Version 0.05




## DCS Read Short Response, 2 Bytes Returned (DCSRR2-S), Data Type = 10 0010(22h)

"DCS Read Short Response, 2 Bytes Returned" (DCSRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0010b), from the display module to the MCU. "DCS Read Short Response, 2 Bytes Returned" (DCSRR2-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 10 0010b
- Packet Data (PD):
  - Data 0: 45h
  - Data 1: 32h
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



DCS Read Short Response, 2 Bytes Returned (DCSRR2-S) - Example

#### 10/18/2010

#### Version 0.05



## Generic Read Long Response (GENRR-L), Data Type = 01 1010(1Ah)

"Generic Read Long Response" (GENRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1010b), from the display module to the MCU. "Generic Read Long Response" (GENRR-L) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 1010b
- Word Count (WC)
  - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
  - Data 0: 89h
  - Data 1: 23h
  - Data 2: 12h
  - Data 3: A2h
  - Data 4: E2h
- Packet Footer (PF)

This is defined on the Long Packet (LP) as follows

В В В В В В В

0

B

S B

DI

1Ahex

1 0 1 1 0 0

0

M S B L

S B

Packet Data (PD)

Packet Header (PH)

WC(Least Significant Byte) WC(Most Significant Byte)

В В В

> М L

S S B B

-Time

00hex

0 0 0 0 0 0 0 0

05hex

1 0 1 0 0 0 0 0

FCC

2Fhex 1 0

1 0 0

Μ

S B

1

В

M S B L S B

	$\sim$	_	$\theta$		Ų										_			_							_						-	$\sim$			
				Dat	ta 0				1	Data 1 (1 <sup>st</sup> Parameter)								Data 2 (2 <sup>nd</sup> Parameter)									a 3	(3 <sup>rd</sup>	Par	ame	eter	)			
				89	nex					23hex								12hex								A2hex									
	1	0	0	1	0	0	0	1	1	1	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	1	0	1			
	B 0	B 1	B 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	B 2	В 3	B 4	B 5	B 6	В 7	В 0	В 1	B 2	В 3	В 4	В 5	B 6	В 7	В 0	В 1	В 2	В 3	B 4	B 5	В 6	В 7			
	L S B							M S B	L S B								M L M L S S S S B B											M S B							
(																Tir	ne																		

Packet Data (PD) Packet Footer (PF) Data 4 (4<sup>th</sup> Parameter) CRC(Least Significant Byte)CRC (Most Significant Byte E2hex 59hex 29hex 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 1 ٥ 0 1 0 0 0 В В В В В В В В В В В В В M L S S B B M L S S B B L S B Μ S B Time

Generic Read Long Response (GENRR-L) - Example

#### 10/18/2010

#### Version 0.05




## Generic Read Short Response, 1 Byte Returned (GENRR1-S), Data Type = 01 0001(11h)

"Generic Read Short Response, 1 Byte Returned" (GENRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0001b), from the display module to the MCU. "Generic Read Short Response, 1 Byte Returned" (GENRR1-S) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 0001b
- Packet Data (PD):
  - Data 0: 45h
  - Data 1: 00h (Always)
- Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



#### Version 0.05




## Generic Read Short Response, 2 Bytes Returned (GENRR2-S), Data Type = 01 0010(12h)

"Generic Read Short Response, 2 Bytes Returned" (GENRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0010b), from the display module to the MCU. "Generic Read Short Response, 2 Bytes Returned" (GENRR2-S) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
  - Virtual Channel (VC, DI[7...6]): 00b
  - Data Type (DT, DI[5...0]): 01 0010b
- Packet Data (PD):
  - Data 0: 45h
  - Data 1: 32h
- Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



#### Version 0.05



## 5.3.2.3.3 COMMUNICATION SEQUENCES

## 5.3.2.3.3.1 GENERAL

The communication sequences can be done on interface or packet levels between the MCU and the display module. See chapters "Interface Level Communication" and "Packet Level Communication".

This communication sequence description is for DSI data lanes and it has been assumed that the needed low level communication is done on DSI clock lanes (DSI-CLK+/-) automatically.

Functions of the interface level communication is described on the following table.

Interface Level Communication													
Interface Mode	Abbreviation	Interface Action Description											
	LP-11	Stop state											
	LPDT	Low power data transmission											
	ULPS	Ultra-Low power state											
Low Power	RAR	Remote application reset											
	TEE	Tearing effect event											
	ACK	Acknowledge (No error),											
	BTA	Bus turnaround											
High Speed	HSDT	High speed data transmission											

Functions of the packet level communication are described on the following table.

## Packet Level Communication

Packet Sender	Abbreviation	Packet Size	Packet Description
	DCSW1-S	SPa	DCS Write, 1 Parameter
	DCSWN-S	SPa	DCS Write, No Parameter
MCU	DCSW-L	LPa 🖉	DCS Write, Long
IVICO	DCSRN-S	SPa	DCS Read, No Parameter
$ \land \land \land \land \land \lor \lor \lor$	SMRPS-S	SPa	Set maximum return packet size
	NP-L	LPa	Null packet, No data
	AwER	SPa	Acknowledge with error report
	DCSRR-L	LPa	DCS Read, Long Response
Display Module	DCSRR1-S	SPa	DCS Read, Short Response
	DCSRR2-S	SPa	DCS Read, Short Response

#### Version 0.05



## 5.3.2.3.3.2 SEQUENCES

## **DCS Write, 1 Parameter Sequence**

A Short Packet (SPa) of "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" is defined on chapter "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" and example sequences, how this packet is used, is described on following tables.

DCS write, i Farameter Sequence - Example i									
	M	CU		Display	Module				
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment			
1	-	LP-11	=>	-	-	Start			
2	DCSW1-S	LPDT	=>	-	-				
3	-	LP-11	=>	-	-	End			
	DCS Write, 1 Parameter Sequence - Example 2								

## DCS Write 1 Parameter Sequence - Example 1

# DCS Write, 1 Parameter Sequence - Example 2

	MC	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11				Start
2	DCSW1-S	HSDT	n 🕆		- (	
3	EoTP	HSDT	=>	-		End of Transmission Packet
4	-	LP-11	=>		211 - 11	End

# DCS Write, 1 Parameter Sequence - Example 3

	MC			Display		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5		BTA	<=>	BTA	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11	-	If no error => goto line 8 If error => goto line 13
7						
8	-	-	<=	ACK	-	No error
9	-	-	<=	LP-11	-	
10	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End

10/18/2010

Version 0.05

## DCS Write, No Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Write, No Parameter (DCSWN-S)" is defined on chapter "Display Command Set (DCS) Write, No Parameter (DCSWN-S)" and example sequences, how this packet is used, is described on following tables.

DCS write, No Parameter Sequence - Example 1									
	MC	CU		Display	Module				
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment			
1	-	LP-11	=>	-	-	Start			
2	DCSWN-S	LPDT	=>	-	-				
3	-	LP-11	=>	-	-	End			

## DCS Write, No Parameter Sequence - Example 1

DCS Write, No Parameter Sequence - Example 2								
	MC	MCU		Display Mo				
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment		
1	-	LP-11	=>		1 - 11	Start		
2	DCSWN-S	HSDT			<u> </u>			
3	EoTP	HSDT			- (6	End of Transmission Packet		
4	-	LP-11	// =×\ ]	<u> </u>		End		

# DCS Write, No Parameter Sequence - Example 3

	MC	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
	-	LP-11	=>	-	-	Start
2	DCSWN-S	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11	-	If no error => goto line 8 If error => goto line 13
7						
8	-	-	<=	ACK	-	No error
9	-	-	<=	LP-11	-	
10	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End

10/18/2010

## Version 0.05



## **DCS Write Long Sequence**

A Long Packet (LPa) of "Display Command Set (DCS) Write Long (DCSW-L)" is defined on chapter "Display Command Set (DCS) Write Long (DCSW-L)" and example sequences, how this packet is used, is described on following tables.

5									
DCS Write, Long Sequence - Example 1									
	MCU			Display Module					
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment			
1	-	LP-11	=>	-	-	Start			
2	DCSW-L	LPDT	=>	-	-	Π			
3	-	LP-11	=>	-	-	End			
	DCS Write, Long Sequence - Example 2								

## DCS Write, Long Sequence - Example 2

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>		5-05	Start
2	DCSW-L	HSDT			<u> </u>	
3	EoTP	HSDT			- (6	End of Transmission Packet
4	_	LP-11	=	<b>9</b> -		End

# DCS Write, Long Sequence - Example 3

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
$\ A\  \in$	-	LP-11	=>	-	-	Start
2	DCSW-L	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11	-	If no error => goto line 8 If error => goto line 13
7						
8	-	-	<=	ACK	-	No error
9	-	-	<=	LP-11	-	
10	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End

10/18/2010



DCS Write, Long Sequence - Example 4									
	M	CU		Display	Module				
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment			
1	-	LP-11	=>	-	-	Start			
2	DCSW-L	HSDT	=>	-	-	Memory Write (2Ch)			
3	DCSW-L	HSDT	=>	-	-	Memory Write Continue(3Ch)			
4	DCSW-L	HSDT	=>	-	-	Memory Write Continue(3Ch)			
5	DCSW1-S	HSDT	=>	-	-	Memory Write Continue(3Ch) with 1 parameter 🔨			
6	EoTP	HSDT	=>	-	-	End of Transmission Packet			
7	-	LP-11	=>	-	-	End			
/ -   LP-11 =>   -   - End									

10/18/2010

## Version 0.05

Version 0.05

## DCS Read, No Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" is defined on chapter "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" and example sequences, how this packet is used, is described on following tables.

DCS Read, No Parameter Sequence - Example 1									
	MC	CU U		Display	Module				
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment			
1	-	LP-11	=>	-	-	Start			
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read:1 byte			
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response ID1 (DAh)			
4	EoTP	HSDT	=>	-	-	End of Transmission Packet			
5	-	LP-11	=>	-	- (				
6	-	BTA	<=>	BTA		Interface control change from the MCU to the display module			
7	-	-		LP-11		If no error => goto line 9 If error => goto line 14 If error is corrected by ECC => go to line 19			
8									
9	-		<=		DCSRR1-S	Responsed 1 byte return			
10			=><=	LP-11					
11		BTA	<=>	BTA		Interface control change from the display module to the MCU			
12	-	LP-11			-	End			
13									
14	- 0			LPDT	AwER	Error report			
15	-		<=	LP-11	-				
16	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU			
17	-	LP-11	=>	-	-	End			
18									
19	-	-	<=	LPDT	DCSRR1-S	Responsed 1 byte return			
20	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)			
21	-	-	<=	LP-11	-				
22	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU			
23	-	LP-11	=>	-	-	End			

## DCS Read, No Parameter Sequence - Example 1

10/18/2010

142



Version 0.05

DCS Read, No Parameter Sequence - Example 2								
	MCU			Display Module				
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment		
1	-	LP-11	=>	-	-	Start		
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read : 200 byte		
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response "Memory Read" (2Eh)		
4	EoTP	HSDT	=>	-	-	End of Transmission Packet		
5	-	LP-11	=>	-	-			
6	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module		
7	-	-	<=	LP-11	210	If no error => goto line 8 If error => goto line 13 If error is corrected by ECC => go to line 19		
8								
9	-	-	<=	LPDT	DCSRR-L	Responsed 200 bytes return		
10	-	-	<b>1</b> ↓	LP-11				
11	-	BTA	<=>	BTA	CC	Interface control change from the display module to the MCU		
12	-	LP-11	<u> </u>			End		
13								
14			~	LPDT	AwER	Error report		
15	<u>n Mi n</u>	-	4	LP-11	-			
16	-	BTA	K=3	BTA	-	Interface control change from the display module t to he MCU		
17	-	LP-11	=>	-	-	End		
18								
19	-	-	<=	LPDT	DCSRR-L	Responsed 200 bytes return		
20	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)		
21	-	-	<=	LP-11	-			
22	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU		
23	-	LP-11	=>	-	-	End		

information.

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such

143



## Null Packet, No Data Sequence

A Long Packet (LPa) of "Null Packet, No Data (NP-L)" is defined on chapter "Null Packet, No Data (NP-L)" and example sequences, how this packet is used, is described on following tables.

	MCU			Display Module		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	NP-L	HSDT	=>	-	-	Only high speed data transmission is used.
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	End

## Null Packet, No Parameter Sequence - Example

## **End of Transmission Packet**

A Short Packet (SPa) of "End of Transmission (EoT)" is defined on chapter "End of Transmission Packet (EoT)" and an example sequences, how this packet is used, is described on following tables.

	MCU			Display Module			
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment	
1	-	LP-11	=>			Start	
2	NP-L	HSDT	->			Only high speed data transmission is used.	
2	EoTP	HSDT	2 K=	ー	-	End of Transmission Packet	
3	-	LP-11	=>	-	-	End	
1 2							

#### End of Transmission Packet - Example

## 10/18/2010



#### 5.3.2.4 VIDEO MODE COMMUNICATION

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

#### 5.3.2.4.1 TRANSMISSION PACKET SEQUENCES

DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. In the following sections, *Burst Mode* refers to time-compression of the RGB pixel (active video) portion of the transmission. In addition, these terms are used throughout the following sections:

- Non-Burst Mode with Sync Pulses enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.
- Non-Burst Mode with Sync Events similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.
- Burst mode RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scan-line during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero, and burst mode will be indistinguishable from non-burst mode.

During the BLLP the DSI Link may do any of the following:

- Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX
- Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode
- Transmit one or more non-video packets from the host processor to the peripheral using HS Mode
- If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode
- Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel
   ID


The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VS; all other lines shall start with HS. This is also true in the special case when VSA+VBP=0. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. If necessary, a horizontal scan-line of active pixels may be divided into two or more packets. However, individual pixels shall not be split across packets.

#### Version 0.05



Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.



If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.


### 10/18/2010

#### Version 0.05



## 5.3.2.4.2 NON-BURST MODE WITH SYNC PULSES

With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure below.



DSI Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End


Normally, periods shown as HSA (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

#### Version 0.05



## 5.3.2.4.3 NON-BURST MODE

This mode is a simplification of the format described in section 5.3.2.4.2 "Non-Burst Mode with Sync Pulse". Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.



## **DSI Video Mode Interface Timing: Non-burst Transmission**


As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

#### Version 0.05



### 5.3.2.4.4 BURST MODE

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below.



#### DSI Video Mode Interface Timing: Burst Transmission

Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

#### Version 0.05



## 5.3.2.4.5 PARAMETERS

Below table documents the parameters used in the preceding figures. Peripheral supplier companies are responsible for specifying suitable values for all blank fields in the table. The host processor shall meet these requirements to ensure interoperability.

-				1		
Symbol	Parameter	Condition	Min	Typ	Мах	Units
BRPHY	Bit rate total on all Lanes	WVGA	80	-	500	Mbps
tL	Line time	WVGA	-	19	-	us
tHBP	Horizontal back porch	WVGA	0.5	-	-	us
tHACT	Time for image data	2 data lane	7.68	-	Note3	us
HACT	Active pixels per line	WVGA	-	480	-	pixels
tHFP	Horizontal front porch	-	0.5	-	-	US
VSA	Vertical sync active	-	1	-		
VBP	Vertical back porch	-	4, Note2			H /
VACT	Active lines per frame	WVGA	-	864		H
VFP	Vertical front porch	-	4			Н

## **Required Peripheral Timing Parameters**

Note1: Frame rate (Typ)=60Hz

Note2: VBP (min) value can change by command set. Note3: tHACT+tHFP+ tHBP  $\geq$  tL

### 10/18/2010

### Version 0.05



Packet Header (PH)



## 5.3.3 Memory Write/Read Format

## - 16 bit/pixel Writing

The MCU can send to the display module a following packet.

DI WC (Least Significant Byte) WC (Most Significant Byte) ECC 39hex (DCSW-L) 03hex 00hex 36hex 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 1 1 1 1 0 B 5 B 0 B 0 В 4 B 6 B 7 В 0 В B В В 6 В 7 B 1 B В B В 6 В 7 В 0 В В В В B В В В В B B 5 В В 6 L Μ L Μ L Μ L Μ S B S S S S S S S В В В В В В В Packet Data (PD) Red, Green[0:2] Data 0 DCS (Note 1) Data 1 Data 2 - Green[3:5], Blue 2Chex (Memory Write) 23hex 12hex 0 0 0 0 0 0 0 0 1 0 0 1 1 1 1 1 0 1 0 0 0 0 0 В 5 B 6 В 7 В В В 2 В 3 В 4 R R В G G G 2 G G В В В 0 1 3 М L S L M Μ L S s S S S В В В В В В Packet Footer (PF) CRC (Least Significant Byte) CRC (Most Significant Byte) 63hex A5hex 0 0 1 0 0 0 1 0 1 0 1 0 В В В В В В B 5 В 6 В 7 В B В В В В В 0 0 6 7 L Μ L Μ S B S B S S в В Time

Notes:

- 1. Memory Write (2Ch) or Memory Write Continue (3Ch)
- 2. It is possible that one pixel information is split in one different packets which are ending and starting as follows: RG GB (2 packets)
- 3. Packet can include several pixel (Not only one pixel as in this example)


One Pixel Write (DCSW-L) Example 1

10/18/2010

### Version 0.05



Packet Header (PH)



Notes:


- 1. DCS (Data 0) can not be "Memory Write (2Ch)" command.
- It must always be "Memory Write Continue (3Ch)".
- 2. Previous data byte was R[0:4]G[0:2]

# Green[3:5]/Blue Subpixel Write (DCSW1-S) Example 3



## - 24 bit/pixel Writing

The MCU can send to the display module a following packet.



Notes:

- 1. Memory Write (2Ch) or Memory Write Continue (3Ch)
- 2. It is possible that one pixel information is split in two or three different packets which are ending and starting as follows:
  - R GB (2 packets)
  - RG B (2 packets)
  - R G B (3 packets)
- 3. Packet can include several pixel (Not only one pixel as in this example)

# One Pixel Write (DCSW-L) - Example 1

## 10/18/2010

Version 0.05

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

153



Packet Header (PH)


I												Р	acl	<et< th=""><th>He</th><th>ad</th><th>er (</th><th>PH</th><th>)</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>1</th><th>1</th></et<>	He	ad	er (	PH	)												1	1
$\square$													Pa	cke	et D	ata	a (P	D)														
	_	_						$\sim$		_		(5.4			_	_	_		(5)	_			$\geq$	_		_					_	
			D								ta 0	·	,				Da		(Pa			r)	_					20				
		shex		CSI	W1-		-	_		Mer	nory	Wri	te Co	ontin	,		_	_	ex -	_	_	_	_	_			_	nex	_	_		
1	0	1	0	1	0	0	0	0	0	1	1	1	1	0	0	1			-				0	1	0	0	0	0	1	0	0	
В 0																																
L																																
S																																
Ь							В	в	J					l									в	В							в	
															Tir	ne														0		Λ
 N	ote	<u>.</u> .																										~	1			
		-	/D.	- 1 -	<u>م</u>			- 4 h		14-			۸/:	ha (	~~	L\!			ام مر							"	4	5			2	$\sim$
1.																	con		ina	•				. <	$\mathbf{i}$			$\mathbf{N}$		$\Lambda 1$	٢	
												rite	e C	ont	inu	ec(	3Ch	)".				0			N	$\sim$	Λ			N		
2.	Pr	evi	ous	s da	ata	by	te v	vas	G[	0:7	]									2				0			19		2			
Bl	ue	Su	bp	ixe	el V	Nri	te	(D(	CS۱	N1	-S)	- E	Exa	amj	ple	2			1	1		$\mathcal{N}$	1			7	V					
			-					-			-						n٢						V						1			
												Ρ	acl	ket	He	ad	er (	PH	)	N	Ŀ	2					5	~				
$\vdash$												-		oko			a (P			ų				2	57		<i>,</i>	1			$\neg$	
											((	$\sim$	га	CRE				γï				5	Δ.		( )	/	2	$\mathcal{N}$		2		
			D	1				ŕ	Π	Da	ta 0	(D(	121				Da	to 1	(Pa	ram	otor	c)	h	_		1	FC	CC	_			
	14	hey			W1-	S)		30	hey (				,	ontin					(1 a) ex - (			)	+					nex			_	
	0	1			0	0	0	0	0		1	1	1	0	0	1			_			0	0	1	0	0	0	0	1	0	0	
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	G	N N	~	Č I	~ []	r		· .	в		В	В	B	В	В	В	
0	1	2	3	4	5	6	7	Ő	1	2	3	4	5	6	7	0	1	G 2	3	4	G 5	G 6		0	1	2	3	4	5	6	7	
L			7	1	50		M	L						1	M	L L	75							L							Μ	
S B	N						S B	S B			N	$\boldsymbol{N}$	2	ノ	S B	S B							S B	S B							S B	
μ <del>β</del>					n	(				Ν		V										1	6	D						l	Р	ł
Ĺ			5			$\Pi$				5	2				Tir	ne																
	- 4							ノ																								
- N	ote	s:		11	N	1																										

1. DCS (Data 0) can not be "Memory Write (2Ch)" command.

It must always be "Memory Write Continue (3Ch)".

2. Previous data byte was R[0:7]

## Green Subpixel Write (DCSW1-S) - Example 3



Note: DCS (Data 0) can also be "Memory Write Continue (3Ch)" command. Red subpixel Write (DCSW1-S) - Example 4


## 10/18/2010

## Version 0.05



## - 24 bit/pixel Reading

The display module can send to the MCU following packets after the MCU has a read command "Memory Read (2Eh)" or "memory Read Continue (3Eh)".



Packet Header (PH)

Note: It is possible that one pixel information is split in two or three different packets:


- R GB (2 packets)
- RG B (2 packets)
- R G B (3 packets)

## One Pixel Read Response (DCSRR-L) - Example 1

10/18/2010


#### Version 0.05





2. Previous data byte was R[0:7]

Green Subpixel Response (DCSRR1-S) - Example 3



Note: Data 1 is always "00h".

Blue subpixel Response (DCSRR1-S) - Example 4

10/18/2010

Version 0.05



												F	Pac	ket	He	ade	er (	PH	)										1
													Pa	icke	t D	ata	(P	D)											
	_	_	_	D	1	_	_	ť			Da	ata (	0		_	_			Data 1			+		_	ECC	;			
		22	hex	(DC	SR	R2-	S)				11he	x - F	Red			50	hex	(	Gree	n (Pixe	el n)				0Ahe	х			
	0	1	0	0	0	1	0	0	1	0	0 0	1	0	0	0	0	0	- T	0 1	0	1 0	0	1	0	1 0	-	0 0	0	
	В	В	В	B 3	В	В	В	B 7	R 0	_	R R 2 3				R 7		-		G G 3 4		G G 6 7	В	B	B 2	B E 3 4		вв	В	
	0 L	1	2	3	4	5	6	7 M	0 L	1	2 3	4	5	6	7 M	0 L	1	2	3 4	5	6 7 M		1	2	3 4		5 6	7 M	
	S B							S B	S B						S B	S B					S B							S B	
	₽							Р	Р												Р	Р	J					Ŀ	
															Tir	ne											.		
	R	ed	an	d C	Gre	en	S	ubr	oix	els	Res	bo	onse	e (D	CS	SRR	2-	S) -	Exa	amp	e 5					21	$\mathbf{N}$		
								r				р-		- (-				-,				~	2					r	The
												r		leat	110	ada	/	יים	`		.Sr				1	//	, V		
	_												Pac						)		<i>71</i> ,	$\langle$			Ü	_			
													Ра	icke	t D	ata	(P	D)				ヒ				~			
				D	1			-	$\sim$		Dr	ata (	0		T				Data 1	IL		1			ECC	_			
		04				D4	0)															+							
	. 1	_	_	(DC	_						)1hex	-					_	_	)0hex	T - F					14he			1.	
	1	0	0	0	0	1	0	0	1		0 0	-			0		_		0 0		0 0	0	0	1	0 1	-	0 0		
	В 0	В 1	B 2	В 3	В 4	В 5	В 6	В 7	G 0	G 1	G G 2 3	i G 4	G 5	G 6	G 7	B 0	B 1	B 2	B B 3 4	B 5	B B 6 7		В 1	В 2	B E 3 4	3	B B 5 6		
	L S		5	C	1		1	M S	L S		5				M S	L S		)		) (	M S							M S	
	В	Π						В	в				6	5(	В	в				<u> </u>	В							В	
	Ν			~	${\cal O}$	<u>n</u>						$\overline{\Lambda}$		5	Tir	ne	V						-						
	NI	oto			0.1	c d	ata	by	to v		R[0:	71	01	フ														-	
2						~							one	е (Г	າດອ	SRF	22-	S)	- Fx	amp	6 ما								
	0					THE	11	ubl	))	013	ince	pc	/13	C (L	/00	5111	\	0)		amp									
						9	1		<i>J</i>																				
					V							F	Pac	ket	He	ade	er (	PH	)										
	_												Pa	icke	t D	)ata	(P	וחי										-	
									_				<u> </u>		2		('	0)			_	r							
				D	I						Da	ata (	0					[	Data 1			Ĺ			ECC	;			
		21	hex	(DC	SR	R1-	S)				01he								00h						14he	x			
	1	0	0	0	0	1	0	0	1		0 0			0	0	0	0		0 0		0 0	_	0	1	0 1		0 0	-	
	В 0	В 1	B 2	В 3	В 4	В 5	В 6	В 7	B 0	B 1	B B 2 3	B 4	B B 5	B 6	В 7	В 0	В 1	B 2	B B 3 4	В 5	B B 6 7	В 0	В 1	В 2	B E 3 4	3	В В 5 6	В 7	
	L							М	L						M						M							M	
	S B							S B	S B						S B	S B					S B	S B						S B	
							I								Tir	ne						-	•					_	

Note: Previous data byte G[0:7]

Blue and Red Subpixels Response (DCSRR2-S) - Example 7

10/18/2010


Version 0.05



## 5.3.4 System Power-Up and Initialization

After power-on, the host processor shall observe an initialization period,  $t_{INIT}$ , during which it shall drive a sustained Tx-Stop state (LP-11) on all Lanes of the Link.

Figure below illustrates an example power-up sequence for a DSI display module. In the figure, a hardware reset (RESX) mechanism is assumed for initialization. Internally within the display module, de-assertion of RESX could happen after both IO and core voltages were ramped up. In this example, the host's  $t_{INIT\_MASTER}$  parameter is programmed for driving LP-11 for a period longer than the sum of  $t_{RESW}$ ,  $t_{INIT\_SLAVE}$  and  $t_{INTERNAL\_DELAY}$ . The display module may ignore all Lane activities during this time.



 $(t_{INIT\_MASTER}) >= (t_{RESW} + t_{INIT\_SLAVE} + t_{INTERNAL\_DELAY})$ 

Symbol	Parameter	Min	Тур	Мах	Units
t <sub>INIT_MASTER</sub>	MIPI Tx initialize time	5	-	-	mS
t <sub>RESW</sub>	Reset "L" pulse width	Note	-	-	μS
t <sub>INIT_SLAVE</sub>	MIPI Rx initialize time	4	-	-	mS
t <sub>INTERNAL_DELAY</sub>	Internal delay time.	500	-	-	μS

Note: See section "7.6.7 Reset Input Timing"

## 10/18/2010

#### Version 0.05



## 5.4 MDDI Interface

The NT35510 supports the Mobile Display Digital Interface (MDDI) is a differential small amplitude serial interface for high-speed data transfer through the following lines: DATA0\_P/M, DATA1\_P/M and STB\_P/M.

The specifications of MDDI supported by the NT35510 meet the MDDI specifications Version 1.2 as published by the Video Electronics Standards Association (VESA).

The NT35510 offers the Bi-direction Link to use for the register and display data read / write.

For power saving, the NT35510 offers both Hibernation mode (Send shutdown packet), and enter deep standby mode to reduce power consumption.

The NT35510 supports the MDDI Type-I and Type-II of the MDDI specifications Version 1.2 and the application diagram is illustrated as Fig. 5.4.1.




Fig. 5.4.1 MDDI application diagram

#### Notes:

- 1. Based on the system configuration, use TE signal as the reference signal for moving picture display to avoid the tearing effect.
- 2. When enter to the MDDI interface from other interface, the Host needs to wait 100ms and can start to send any packet. For example wake up packet.
- 3. After shutting down the MDDI interface the Host needs to wait 500ns and can start to send wake up packet to wake up the MDDI link.
- 4. The terminal resistors are embedded between MDDI\_DATA0\_P/M, MDDI\_DATA1\_P/M and MDDI\_STB\_P/M.

#### Version 0.05



## 5.4.1 MDDI Link Protocol by The NT35510

The NT35510's MDDI Link Protocol is in accordance with the MDDI specifications as published by VESA; refer to these specifications for more information on the MDDI Link Protocol.

DO NOT send any packets that are not supported by the NT35510 into a system containing the NT35510. Supported MDDI packets are as follows:

NT35510 MDDI packets	Packet Name	Packet Type	Direction	Supported Type
	Sub-frame header packet	15359 (0x3BFF)	Forward	Type I/Type II
	Filler packet	0	Forward/Reverse	Type I/Type II
Link Control	Link Shutdown packet	69 (0x45)	Forward	Type I/Type II
Packet	Reverse link encapsulation packet	65 (0x41)	Forward	Type I Only
1 donet	Round-trip delay measurement packet	82 (0x52)	Forward	Type I/Type II
	Forward link skew calibration packet	83 (0x53)	Forward	Type I/Type II
	Client capability packet	66 (0x42)	Reverse	Type I Only
Client Status	Client request and status packet	70 (0x46)	Reverse	Type I Only
and Control				<b>_Ty</b> pe I/ Type II
Packet	Register access packet	146 (0x92)	Forward/Reverse	(Forward)
Tacket	Register access packet	140 (0892)	Forward/Reverse	Type I Only
				(Reverse)
Basic Media	Video stream packet	16 (0x10)	Forward	Type I/Type II
Stream	Flexible video stream packet	20 (0x14)	Forward	Type I/Type II
Packet	Windowless video stream packet	22 (0x16)	Forward	Type I/Type II
Mo	NOPIC			

### Table 5.4.1 Summary of MDDI packets supported by NT35510

10/18/2010

### Version 0.05



## 5.4.2 MDDI Link Packet Descriptions by the NT35510

## Sub-frame Header Packet

The Sub-Frame Header Packet is the first packet of every sub-frame.

	Packet Type =0x3bff	Unique word = 0x005a	Reversed 1	Sub-frame Length	Protocol Version	Sub-frame Count	Media-frame Count	CRC
2 bytes	2 bytes	2 bytes	2 bytes	4 bytes	2 bytes	2 bytes	4 bytes	2 bytes
Packet Cont	ents:							
Packet Len	igth: packet le	ngth not incl	uding the p	acket length	i field			
Packet Typ	e: packet type	e is 0x3bff						
Unique Wo	ord: unique wo	rd is 0x005a	l					
Reserved 1	l: not used (se	et to zero)						
Sub-frame	Length: speci	fy the numbe	er of bytes	per sub-fram	ne			
Protocol ve	ersion: set to z	ero						
	Bit [15:2]	<ul> <li>Reserved</li> </ul>	for future ex	xpansion. Th	nese sho	uld be set to a	ll zero.	
-	Bits[1:0] -	- Sub-frame	operational	mode				
	"00" – Suł	o-frame leng	ths strictly f	followed.				
	"01" – Suł	o-frame leng	ths are flex	ible. Sub-fra	me pack	ets should be	sent at the first	
	opp	portunity afte	er the sub-fr	rame length	has beer	n transmitted.		
	"10" – Suł	o-frame leng	ths are unli	mited. No m	ore sub-	frame packets	are required to	be
	trai	nsmitted afte	er the first S	ub-Frame p	acket at s	startup.		
Sub-frame	Count: specify	y the numbe	r of sub-fra	me header p	acket			
Media-fram	ne Count: spec	cify the num	per of media	a-frames				
CRC: error	check							
er Packet e Filler Pack	ket is sent wh	en no other	information	) is available	to be se	ent on the forv	vard or reverse	link.
Filler Pack	ket							
Packet Leng	th Packet Type		r Bytes (all ze commended)		CRC			
r donot Long								
2 bytes	2 bytes	s (Packet_	Length 4)	bytes 2	bytes			

Filler Bytes: set to zero

CRC: error check

#### Version 0.05



## Link Shutdown Packet

The Link Shutdown Packet is sent from the host to the client to indicate that the MDDI data and strobe will be shut down and go into a low-power hibernation state.

	Link Shutdown	Packer				
	Packet Length	Packet Type=69	CRC	All Zero		
	2 bytes	2 bytes	2 bytes	(Packet_Length	4) bytes	
	Packet Type: pa CRC: error chec	packet length not i acket type is 69		-		
-		psulation Packet in the reverse direct	ction using the Re	verse Link Encapsulat	ion Packet.	
	Reverse Link Enca	psulation Packet		NAU ON	IR	
	Packet Length Pac	ket Type=65 hClier	t ID Reverse Link	Flags Reverse Rate Diviso	r Turn-Around Length	11 Turn-Around 2 Length
	2 bytes	2 bytes 2 by	ies 1 bytes	1 bytes	1 bytes	1 bytes
2	Parameter CRC	All Zero 1	urn-Around 1 R	everse Data Packets	Turn-Around 2	2 All Zero 2
X	Packet Contents:	8 bytes packet length not i		Length -x - y - 26) bytes	y bytes	8 bytes
	Packet Type: pa		icidulity the packe			
	hClient ID: set to	• •				
	Reverse Link Fl	ags:				
	■ E	Bit 0 – 0: No packe				
			Is the Client Capal	bility Packet		
	■ E	Bit 1 – 0: No packe	•	est and Status Packet		
	<b>a</b> F	Bit [7:2] – set to zer	•			
		Divisor: reverse data	-	nk data clock		
				s the forward link data	rate	
		0 0	of Turn-Around 2 i	s determined by Roun	d-trip delay o	of the link
	Parameter CRC					
	All zero: set to z					
		First turn-around p		<b>, , , , , , ,</b>		
		ackets: A series of The second turn-a	•	sferred from the client	to host	
L		The second turned				

10/18/2010

## Version 0.05



### Round-Trip Delay Measurement Packet

The Round-Trip Delay Measurement Packet is used to measure the propagation delay from the host to the client plus the delay from the client back to the host. This packet is most useful when the MDDI link is running at the maximum speed intended for a particular application. The packet may be sent in Type I mode and at a lower data rate to increase the range of the Round-Trip delay measurement.

Round Trip M	easuremei	nt Packe	>t		
Packet Length	Packet Typ	pe=82	hClient ID	Parameter	CRC
2 bytes	2 by	tes	2 bytes	2 bytes	
Guard Tir	ne 1	Measure	ement Period	All Zero	Gua
64 byt	es	64	4 bytes	2 bytes	e e
-	h: packet	-		the packet le	ngth fi
Packet Type: hCilent ID: se	et to zero				
Parameter Cl Guard Time 1 Measuremen	I: allow o	verlap o		d client	ent to
All Zero: set t	o zero	U -		ement period	

Fig. 5.4.2 illustrates the timing of events during the Round-Trip Delay Measurement Packet.




Fig. 5.4.2 Round-Trip Delay Measurement Timing

#### 10/18/2010

#### Version 0.05



### Forward Link Skew Calibration Packet

This packet allows the client to calibrate itself for differences in the propagation delay of the MDDI\_DATA signals with respect to the MDDI\_STB signal. Without delay skew compensation the maximum data rate must be limited to account for the worst-case variation in these delays. It is recommended that this packet only be sent when the forward link data rate is configured to 50 Mbps or lower. After sending this packet to calibrate the client the data rate may be stepped up above 50 Mbps. With the data rate set too high during the skew calibration process the client might synchronize to an alias of the bit period which would cause the delay skew compensation setting to be off by more than one bit time, resulting in erroneous data clocking. The greatest possible Interface Type must be selected prior to sending the Forward Link Skew Calibration Packet so that all existing data bits are calibrated. The client must indicate its ability to support the Forward Link Skew Calibration Packet via bit 19 of Client Feature Capability Indicators field of the Client Capability Packet.

Prior to performing skew calibration the host must not send data faster than the rate specified by the Pre-calibration Data Rate Capability field of the Client Capability Packet. However, after calibration is performed, the host may send data up to the rate defined by the Post-calibration Data Rate Capability field. It is recommended that the host send the Forward Link Skew Calibration Packet at regular intervals to correct changes in the relative delay between the different signal pairs due to changes in temperature.

Forward Link Skew Calibration Packet
Packet Length         Packet Type=83         hClient ID         Parameter CRC         All Zero 1         Calibration Data Sequence         All Zero 2
2 bytes 2 bytes 2 bytes 2 bytes 2 bytes 2 bytes Packet Length - 22 bytes 2 bytes
Packet Contents: Packet Length: packet length not including the packet length field
Packet Type: packet type is 83
hCilent ID: set to zero
Parameter CRC: error check from packet length to the hClient ID.
All Zero 1:
8 bytes that contain eight 8-bit unsigned integers equal to zero. This field ensures that there will be a
transition on MDDL STB at the beginning of the Calibration Data Sequence field. It also provides sufficient
time for the client core logic to change the mode of the clock recovery circuit from using the XOR of MDDI_Data0 and MDDI_STB to simply using MDDI_STB as the recovered clock.
Calibration Data Sequence:
a data sequence that causes the MDDI_Data signals to toggle at every data period. The length of the
Calibration Data Sequence field is determined by the interface type being used on the forward link. During
the Calibration Data Sequence the MDDI host controller sets all MDDI_Data signals equal to the strobe
signal. The client clock recovery circuit must use only MDDI_STB rather than MDDI_STB XOR
MDDI_Data0 to recover the data clock while the Calibration Data Sequence field is being received by the
client. Depending on the exact phase of MDDI_STB at the beginning of the Calibration Data Sequence
field the Calibration Data Sequence will be one of the following based on the interface Type being used when this packet is sent:
■ Type 1 – (64 byte data sequence) AAh, AAh … or 55h, 55h…
<ul> <li>Type 2 – (128 byte data sequence) CCh, CCh … or 33h, 33h…</li> </ul>
All Zero 2:
8 bytes that contain eight 8-bit unsigned integers equal to zero. This field provides sufficient time for the
client core logic to change the mode of the clock recovery circuit back to the original state, from using
MDDI_STB as the recovered clock to using the XOR of MDDI_Data0 and MDDI_STB.



## **Client Capability Packet**

It is recommended that the client send a Client Capability Packet to the host after forward link synchronization is acquired, and it is required when requested by the host via the Reverse Link Flags in the Reverse Link Encapsulation Packet.

2 bytes	Packet Type=66	cClient	ID Protoco	ol Version	Min Protocol V	/ersion	Pre-calibration	on Data Rate Capability	Interface Type Capability
,	2 bytes	2 bytes	5 21	bytes	2 bytes			2 bytes	1 bytes
Number of Alt Display	Post-calibration Data R	ate Capability	Bitmap Width	Bitmap Heigh	t Display	Window	Width D	isplay Window Height	Color Map Size
1 bytes	2 bytes		2 bytes	2 bytes	:	2 bytes	I	2 bytes	4 bytes
Color Map RGB Wid	th RGB Capability	/ Mono	ochrome Capability	Reve	ersed 1	Y Cb C	r Capability	Bayer Capability	Revered 2
2 bytes	2 bytes		1 bytes	1 b	oytes	2	bytes	2 bytes	2 bytes
Client Feature Capab	ility Max Video	Min Video	Min Sub-fra	ame Rate	Audio Buffer [	Depth	Audio Chanr	nel Capability Audio S	Sample Rate Capability
4 bytes	Frame Rate 1 bytes	Frame Rate 1 bytes	2 byt		2 bytes			tes	2 bytes
Audio Sample Resolut	tion Mic Sample Res	olution	lic Sample Rate	Keyboard D	Data Point	tin <u>g</u> Devi	ce Data	ontent Protection Type	Mfr Name
1 bytes	1 bytes		Capability 2 bytes	Format 1 bytes		Forma 1 bytes	it.	2 bytes	2 bytes
	Product Code	Re	vered 3	Serial Num	ber 1	Wee	ek of Mfr	Year of Mfr	CRC
	2 bytes		bytes	4 bytes		$\cdots$	bytes	1 bytes	2 bytes
Pre-Calibration nterface Type ( Number of Alt D	n: set to 0002h rsion: specify the Data Rate Capabi Capability: Client c isplays: set to zer Data Rate Capab	lity: specify an function illity: specify	the maximum in Type 2 (2-b y the maximum	data rate th it) mode or	h the forwa	rd link	(01h)		

#### 10/18/2010

### Version 0.05



## **Client Request and Status Packet**

The host needs a small amount of information from the client so it can configure the host-to-client link in an optimum manner. The Client Request and Status Packet is required to report errors and status to the host.

Client Reques	t and Status Pac	ket					
Packet Length	Packet Type=70	cClient ID	Reverse Link Request	CRC Error Count	Client Status	Client Busy Flags	CRC
2 bytes	2 bytes	2 bytes	2 bytes	1 bytes	1 bytes	2 bytes	2 bytes
Packet Con	tents:						n
	be: packet ty	•	cluding the pac	ket length field			
		specify the n	umber of bytes	the client needs	in the rever	rse link in the	next sub-frame
	ormation to th		,	715			
CRC Error	Count: coun	t the number	r of CRC errors	occurred		36	
Client State							
I		: capability h					
_			as not change				2
			client has dete	cted an error	GI	)) // ~	
Client Bus		- set to zero					
Client Dus		itman block	transfer functio		$\mathcal{I}$		
			ill function is bu				
			n fill function is				
			subsystem is b	•			
		] – set to zer		-			
CRC: error							
		V					

5

## Version 0.05



## **Register Access Packet**

Register Access Packet is utilized when setting instruction to the NT35510. This packet cannot be used for RAM access.

Packet Lengt	h Packet Type =146	bClient ID	Read/Write Info	Register Address	Parameter CRC	Register Da	ta List	Register Data CRC
2 bytes	2 bytes	2 bytes	2 bytes	4 bytes	2 bytes	(Packet Length	14) bytes	2 bytes
Packet Co	ontents:							
Packet L	ength: packet ler	ngth not inclue	ling the pac	ket length fie	ld			
Packet T	ype: packet type	is 146						
bClient II	D: set to zero							
Rea <u>d/W</u> ı	rite Info:						$\mathbb{N}$	
E	Bits [15:14]	Read/W	rite Flags		5			U
	00	W	rite				u u	
	01	Res	erved		(( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (			
	10	Re	ead					
	11	Respons	se to read	71112 <u>1</u> 12				
Bit [13:0]	] – specifies the r	number of 32-	bit register of	data list items	s to be tra	nsferred in th	ne Regist	er Data Lis
	Filed.	- 5 /	$\mathscr{I}_{\Pi}$	<u>ل</u>	$\bigcirc$			
	Address: upper l			e e e e e e e e e e e e e e e e e e e	$\mathcal{A}$			
	ter CRC: error ch		-		address	<i>y</i> –		
	<sup>-</sup> Data List: writter				$\mathcal{Y}^{\circ}$			
Register	Data CRC: error	check of the	register dat	a list				
NC	) VII S	$\mathbb{O}[$	) IS					

### Version 0.05



## Video Stream Packet

The NT35510 supports the Video Stream Packet to transfer display data including RGB data to RAM.

Vid	Video Stream Packet											
Pac	Packet Length		t Type=16	bCl	ent ID	Video Dat Descr		Pixel	Data Attributes	X Left Edge	Y Top Edg	e
2	2 bytes		2 bytes	2	bytes	2 byte	s		2 bytes	2 bytes	2 bytes	
	X Right Edge		Y Botto	m Edge	X Start	Y Sta	t Pixel	Count Parameter CRC		Pixel Data		Pixel Data CRC
	2 byt	es	2 by	rtes	2 bytes	2 by	es 2	bytes	2 bytes	(Packet_Lengt	(Packet_Length - 26) bytes 2 bytes	
Pac	ket Cont	ents:								n	57	
				-		ding the	packe	t leng	th field		\	
	cket Typ lient ID:				)				-		al n	
	eo Data			criptor				n !				-
		[15:	12] [	11:8]	[7:4]	[3:0]			Transfer pix			-
		01		0x8	0x8		<del>\ \\</del>		its pixel RGB			-
		01	1	0x6	0x6							
		01	01	0x5	0x6				its pixel RGB	format (R:C	6:B=5:6:5)	-
	ol Doto	A ttrib	itoo: Th		l data ia		rs setti		sabled er of NT3655	(00C2h)		J
									e screen wind	,	the Divel [	Data field
		<b>N</b> 11 1		U I					e screen wind			
	N. M								the window	•		
							-	-	ge of the wind	• •		
X S	start: Spo	ecify >	K start a	addres	s for the	first pix	el in the	e Pixe	el Data field b	elow.		
YS	Start: Spe	ecify \	r start a	addres	s for the	first pixe	el in the	e Pixe	el Data field b	elow.		
	el Coun	•	•									
	Parameter CRC: error check from packet length to the pixel count											
	el Data:				f the niv	al data						
	Pixel Data CRC: error check of the pixel data											

MDDI date byte		D7	D6	D5	D4	D3	D2	D1	D0	Color
RGB	Byte n	G2	G1	G0	<b>B</b> 4	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>	65K-Color
5:6:5	Byte n+1	R4	R3	R2	R1	R0	G5	G4	G3	(1 pixel/ 16 bits RGB format)
	Byte n	G1	G0	B5	B4	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>	
RGB 6:6:6	Byte n+1	R3	R2	R1	R0	G5	G4	G3	G2	262K-Color (1 pivol/ 18 bits DCD format)
0.0.0	Byte n+2	<b>B5</b>	B4	<b>B</b> 3	<b>B2</b>	B1	<b>B</b> 0	R5	R4	(1 pixel/ 18 bits RGB format)
	Byte n	B7	<b>B6</b>	6 B5 B4 B3 B2 B1 B0						
RGB	Byte n+1	G7	G6	G5	G4	G3	G2	G1	G0	16.7M-Color
8:8:8	Byte n+2	<b>R7</b>	R6	R5	R4	R3	R2	R1	R0	(1 pixel/ 24 bits RGB format)

Table 5.4.1 Pixel Data Format

#### 10/18/2010

## Version 0.05



## Flexible Video Stream Packet

The NT35510 supports the Flexible Video Stream Packet to transfer display data including RGB data to RAM. This allows for a reduction in the number of fields sent in an environment where one or more fields are not changing values.

Fle	Flexible Video Stream Packet										
Pack	et Length	Packet Ty	pe=20 b	Client ID	Field Pr Flag		eo Data Format Description	Pixel Data Attributes	X Left Edge	Y Top Edge	
2	bytes	2 byt	es	2 bytes	2 byt	es	2 bytes	2 bytes	2 bytes	2 bytes	
	X Right E	dge Y B	ottom Edge	X Start	Y Start	Pixel Count	Parameter CRC	Pixel Data	Pixe	I Data CRC	
	2 byte	s	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	Packet Length present header b	ytes	2 bytes	
Pack	Packet Contents:										
					cluding	g the pacl	ket length fiel		$\mathbb{N}$ $\mathbb{A}$ .		
	ket Type ient ID: s	•	•••	: 20						3	
				es the f	eld in t	he packe	t is present (v	/alue "1") or not	present (	/alue "0").	
		-					rmat Descrip				
			-	<b>r</b>			ibutes Field.				
						t Edge Fi		JAC			
						o Edge Fi					
						ht Edge		9			
		<u> </u>		_		ttom Edg	e Field.				
	t 6: indic		•								
	t 7: indic					Count Fi	eld				
	ts [15:9]					Countri					
	eo Data			tor							
		[15:12	] [11:8	8] [7:4	] [3:0	<b>)</b> ]	Trans	fer pixel forma	at		
		0101	0x8	0x8	0x	8 Pack	ed 24 bits pix	el RGB format	(R:G:B=8:8	8:8)	
		0101	0x6	0x6	0x	6 Pack	ed 18 bits pix	el RGB format	(R:G:B=6:0	6:6)	
		0101 0x5 0x6 0x5 Packed 16 bits pixel RGB format (R:G:B=5:6:5		6:5)							
						Others se	etting disabled	k			
XL	eft Edge	: Specif	y the X o	coordina	ate of t	ne left ed	ge of the scre	en window fille	d by the Pi	ixel Data field.	
		•	-			•	-	en window fille	•	ixel Data field	
			•			-	-	vindow being up			
		•	-				-	the window beir	ng updated	d.	
	•	•				•	the Pixel Data				
							the Pixel Data AM buffer of N	a field below. IT35510 (00C3ł	ר)		
	el Count							`	-		
					•	length to	the pixel cou	nt			
Pixe	el Data:	the raw	video da	ata		-					
Pixe	el Data (	CRC: er	ror chec	k of the	pixel c	ata					

10/18/2010

## Version 0.05



## Windowless Video Stream Packet

The NT35510 supports the Windowless Video Stream Packet to transfer display data including RGB data to RAM. This packet type assumes that full screen updates are always occurring and therefore there is no need for the window information.


Windo	Windowless Video Stream Packet										
Packet Length		Packet Type=22	bClient ID	Video Data Format Description	Pixel Data Attributes	Pixel Count	Parameter CRC				
2 byte	es	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes				
Pa	Pixel Data     Pixel Data CRC       Packet Length     14 bytes     2 bytes										
Packet C	Conter	nts:			MA	Wal n	1.				
Packet bClient	Type: ID: se	h: packet leng packet type is et to zero ormat Descrip	22	ng the packet length	field	RE					
		[15:12] [11:8	8] [7:4] [3	:0] T	ransfer pixel form	at					
		0101 0x8	0x8 0:	x8 Packed 24 bit	s pixel RGB format	(R:G:B=8:8	:8)				
		0101 0x6	0x6 0:	x6 Packed 18 bit	s pixel RGB format	(R:G:B=6:6	:6)				
		0101 0x5	0x6 02	x5 Packed 16 bit	s pixel RGB format	(R:G:B=5:6	:5)				
	) I V			Others setting disa							
				ritten to RAM buffer	of NT36551 (00C3	h)					
		specify the nu									
				t length to the pixel	count						
		e raw video da RC: error chec		data							

5



## 5.4.3 Writing Video Data to Memory Sequence


In order to write video data to memory, the following sequence should be programmed. This packet should be followed by video stream packets.





#### 5.4.5 Reading Video Data from Memory Sequence

In order to read a pixel data from memory (readable one pixel only), the following sequence should be programmed. Memory read command (2E00h) is followed by reverse encapsulation packet. DDI transmits video pixel data through encapsulation packet. Please refer to VESA spec for detailed description.



Notes:

- X addresses for memory data read is set by 2A00h and 2A01h (XS[15:0]). The parameters of 2A00h and 2A01h are stored on relative registers while command 2A00h~2A03h are executed completely. See also section "6.1 User Command Set" and Note 2.
- Y addresses for memory data read is set by 2B00h and 2B01h (YS[15:0]). The parameters of 2B00h and 2B01h are stored on relative registers while command 2B00h~2B03h are executed completely. See also section "6.1 User Command Set" and Note 2.

## 5.4.6 Reading Register Sequence

In order to read registers, the following sequence should be programmed. Next, register read command is followed by reverse encapsulation packet. DDI transmits register data through encapsulation packet. Please refer to VESA spec for detailed description.




Fig. 5.4.6 Reading Register Sequence

10/18/2010

#### Version 0.05



## 5.4.7 Hibernation Setting

The Client MDDI of the NT35510 provides a hibernation setting. The methods for waking up the hibernation mode can be determined based on actual usage.

Wake-up	Condition					
Host-Initiated Wake-up	Wake up the MDDI link by MDDI Host					

Note: In the Hibernation state, the data is retained in RAM and the display operation is maintained.

Hibernation setting and wake-up sequence must in accordance with VESA-MDDI specifications.

#### Hibernation setting sequence




Fig. 5.4.8 Hibernation Wake-up Sequence



### 5.4.8 MDDI Deep Standby Mode Setting

The Client MDDI of the NT35510 includes a MDDI deep standby mode setting so it can enter a off state and reduce power consumption during Hibernation mode.

The MDDI enters Hibernation mode when a Shutdown Packet is sent. The standby power needs of the Client MDDI can be reduced, even while the MDDI Link is maintained in Hibernation mode.

When entering MDDI deep standby mode, the NT35510 stops operation rather than maintaining Hibernation mode. Input low pulse 3 msec from RESX pin to cancel deep standby mode, after which a Host-Initiated Wake-up should cancel the Hibernation mode.

When in deep standby mode, instruction settings and RAM data are not stored, so they must be reset after Hibernation mode is cancelled.

Follow the sequence indicated in the VESA MDDI specifications when initiating or canceling the Hibernation mode.





Fig. 5.4.9 State Transitions in MDDI Deep Standby Mode

Note: When the NT35510 is in the MDDI Hibernation mode or MDDI deep standby mode, both links are in the link hibernation states.



### MDDI Deep Standby Mode Sequence



Note: When in MDDI Deep Standby mode, instruction settings and RAM data are not stored, so they must be reset after Hibernation mode is cancelled.

### 10/18/2010

#### Version 0.05




## 5.5 Interface Pause

By using parallel interface, it is possible when transferring a Command, Frame Memory Data or Multiple Parameter Data to invoke a pause in the data transmission. If the CSX (Chip Select Line) is released after a whole byte of a Frame Memory Data or Multiple Parameter Data has been completed, then NT35510 will wait and continue the Frame Memory Data or Parameter Data Transmission from the point where it was paused. If the CSX (Chip Select Line) is released after a whole byte of a command as been completed, then the Display Module will receive either the command's parameters (if appropriate) or a new command when the CSX (Chip Select Line) is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter

### Parallel Interface Pause



## Serial Interface Pause

16-bit SPI interface does not support "Pause Mode"

## MIPI Interface Pause

Pause can be done on DSI between Packets when they are sent to same or different receiver (Virtual Channel (VC)) e.g.

1) Same receiver: Packet 1 (VC=00) => Packet 2 (VC=00) => Packet 3 (VC=00) => ...

2) Different receiver: Packet 1 (VC=00) => Packet 2 (VC=00) => Packet 3 (VC=00) => ...

The means that "=>" symbol means a pause on DSI.

#### 10/18/2010

#### Version 0.05



## 5.6 Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then NT35510 will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been High state. See the following example (See *Fig. 5.6.1*)

If there is a break in data transmission by CSX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then NT35510 will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example (See *Fig. 5.6.2*)






Fig. 5.6.2 Serial bus protocol, write mode – interrupted by CSX



Display data transfer break is illustrated for reference purposes below. Without break



With break (See and check also exceptions\*)




\*) See also an exception on section "6.1 User Command Set" and Note 2.

The MCU can create a break condition when it is forcing DSI data lanes in the LP-11 mode

The NT35510 stops to control DSI data lanes (change from a transmitter mode to a received mode) if it was controlling DSI data lanes as a transmitter when the MCU is forcing DSI data lanes in the LP-11.

The break condition can be done any time when the MCU or the driver IC is controlling DSI data lanes e.g. the driver IC is sending data to the MCU.

Except MIPI interface, the data transfer break mechanism illustrated for reference purposes below.



#### Version 0.05



## 5.7 Display Module Data Transfer Modes

The NT35510 has 3 kinds of color mode for transferring data to the frame Memory. There are 16-bit color per pixel, 18-bit color per pixel and 24-bit color per pixel. The data format is described for each interface. Data can be downloaded to the Frame Memory by 2 methods.


### Method 1

The Image data is sent to the Frame Memory in successive Frame writes, each time the Frame Memory is filled, the Frame Memory pointer is reset to the start point and the next Frame is written.

Start				-	Stop	
Start Frame Memory Write	Image Data Frame 1	Image Data Frame 2	Image Data Frame 3		Any Command	
	Fig. 5.7.					

#### Method 2

Image Data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Write. Then Start Memory Write command is sent, and a new Frame is downloaded.



 The Frame Memory can contain odd and even number of pixels for both Methods. Only complete pixel data will be stored in the Frame Memory.

2) "Memory Write Continue (3Ch)" or "Memory Read Continue (3Eh)" commands are not stopping writing or reading to/from the frame memory. These commands can be used if there is wanted to continue the writing or reading to/from the frame memory when "Any Command" has stopped the memory writing or reading.

3) "Any Command" can be as same as "Start Frame Memory Write".





## 5.8 RGB Interface

### 5.8.1 General Description


For direct interface with both graphic controller and MPU, NT35510 offer RGB interface mode to display video signal. The parallel RGB interface includes: VS, HS, DE, PCLK, D[23:0]. The interface is activated after Power On sequence (See section Power On/Off Sequence)

Pixel clock (PCLK) is running all the time without stopping and it is used to entering VS, HS, DE and D[23:0] states when there is a rising edge of the PCLK. The PCLK cannot be used as continues internal clock for other functions of the display module e.g. Sleep In -mode etc.

Vertical synchronization (VS) is used to tell when there is received a new frame of the display. This is negative ("0", low) active and its state is read to the display module by a rising edge of he PCLK signal.

Horizontal synchronization (HS) is used to tell when there is received a new line of the frame. This is negative ("0", low) active and its state is read to the display module by a rising edge of the PCLK signal-

Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a positive ("1", high) active and its state is read to the display module by a rising edge of the PCLK signal. D[23:0] (24-bit: R7-R0, G7-G0 and B7-B0;18-bit: R5-R0, G5-G0 and B5-B0; 16-bit: R4-R0, G5-G0 and B4-B0) are used to tell what is the information of the image that is transferred on the display (When DE= "1" and there is a rising edge of PCLK). D[23:0] can be "0" (low) or "1" (high). These lines are read by a rising edge of the PCLK signal.



falling edge of the PCLK

Note: PCLK is an unsynchronized signal (It can be stopped)

rising edge of the PCLK


10/18/2010



## 5.8.2 RGB Interface Timing Chart

The image information must be correct on the display, when the timings are in range on the interface.

However, the image information can be incorrect on the display, when timings are not out of range on the interface (Out of the range timings cannot on the host side). The correct image information must be displayed automatically (by the display module) on the next frame (vertical sync.) when there is returned from out of the range to in range interface timing.



#### Version 0.05



#### 5.8.3 RGB Interface Mode Set

RGB I/F Mode	PCLK	DE	D23-D0	VS	HS	Register VFP[7:0], VBP[7:0] HFP[7:0], HBP[7:0]
RGB Mode 1 (SYNC + DE)	Used	Used	Used	Used	Used	Not used
RGB Mode 2 (SYNC only)	Used	Not used	Used	Used	Used	Used

In RGB Mode 1, writing data to line buffer is done by PCLK and Video Data Bus (D23 to D0), when DE is high state. The external clocks (PCLK, VS and HS) are used for internal displaying clock. So, controller must always transfer PCLK, VS and HS signal to NT35510 DDI.

In RGB Mode 2, back porch of Vsync VBP is defined by VBP[7:0] of RGBCTR command. And back porch of Hsync HBP is defined by HBP[7:0] of RGRCTR command. Front porch of Vsync VFP is defined by VFP[7:0] of RGBCTR command. And front porch of Hsync HFP is defined by HFP[7:0] of RGBCTR command.

Note: VBP[7:0]=Vsync+VBP and HBP[7:0]=Hsync+HBP.

#### 10/18/2010

#### Version 0.05






Fig. 5.8.2 Video signal data writing method in RGB Mode 1 Interface

Notes:

1. Constraint:

V-Back Porch (Vsync+VBP) $\geq$  5 HS lines, V-Front-Borch (VFP)  $\geq$  2 HS lines Vsync+VBP+VFP (porch of RGB signal) > VBPA/B/C[7:0] (internal display back porch) H-Back Porch (Hsync+HBP) $\geq$  5 PCLK clocks, H-Front-Porch (HFP)  $\geq$  2 PCLK clocks two  $\geq$  400ns

2. *t*<sub>VHS</sub>≧ 400ns

#### Version 0.05






Fig. 5.8.3 Video signal data writing method in RGB Mode 2 Interface

Notes:

1. Constraint:

V-Back Porch (VBP[7:0])  $\geq$  5 HS lines, V-Front Porch (VFP[7:0])  $\geq$  2 HS lines VBP[7:0]+VFP[7:0] (porch of RGB signal) > VBPA/B/C[7:0] (internal display back porch) H-Back Porch (HBP[7:0])  $\geq$  5 PCLK clocks, H-Back Porch (HFP[7:0])  $\geq$  2 PCLK clocks 2.  $t_{VHS} \geq$  400ns

#### Version 0.05






Fig. 5.8.5 RGB with SPI Timing Sequence (Exit Internal Clock Mode, ICM="0")

## 10/18/2010

#### Version 0.05



## 5.8.4 RGB Interface Bus Width Set

All 3-kinds of bus width can be available during RGB interface mode (selected by the COLMOD command (3A00h): VIPF[3:0]).

			D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bus Width
50h x	x x	х	R4	R3	<b>R2</b>	R1	R0	х	х	G5	G4	G3	G2	G1	G0	х	х	х	<b>B4</b>	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>	16-bit data
60h x	x x	R5	R4	R3	<b>R2</b>	R1	R0	х	х	G5	G4	G3	G2	G1	G0	х	х	<b>B5</b>	<b>B4</b>	<b>B3</b>	<b>B2</b>	<b>B1</b>	<b>B0</b>	18-bit data
70h <b>R</b> 7	87 R	6 R5	R4	R3	<b>R2</b>	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	<b>B7</b>	<b>B6</b>	B5	<b>B4</b>	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>	24-bit data

NOTES:

1. "x": Unused RGB data bus connected with VSSI.

2. R0 is the LSB for the red component; G0 is the LSB for the green component, etc.

3. For 16-bit pixels, R primary color MSB is R4, G primary color MSB is G5 and B primary color MSB is B4.


4. For 18-bit pixels, R primary color MSB is R5, G primary color MSB is G5 and B primary color MSB is B5

5. For 24-bit pixels, R primary color MSB is R7, G primary color MSB is G7 and B primary color MSB is B7

#### 10/18/2010

#### Version 0.05






Write data for 16-bit RGB interface bus width set is shown below.

#### 10/18/2010

187

#### Version 0.05





Write data for 18-bit RGB interface bus width set is shown below.

#### 10/18/2010

188


#### Version 0.05



White data for 24 bit NOD interface bus waters	
VS	"1"
HS	"1"
DE	"1"
PCLK	
D23	R1, Bit 7 R2, Bit 7 R3, Bit 7 Rn, Bit 7
D22	R1, Bit 6 R2, Bit 6 R3, Bit 6 Rn, Bit 6
D21	R1, Bit 5         R2, Bit 5         R3, Bit 5         Rn, Bit 5
D20	R1, Bit 4 R2, Bit 4 R3, Bit 4 R1, Bit 4
D19	R1, Bit 3 R2, Bit 3 R3, Bit 3 Rn, Bit 3
D18	R1, Bit 2 R2, Bit 2 R3, Bit 2 R1, Bit 2
D17	R1, Bit 1 R2, Bit 1 R3, Bit 1 R1, Bit 1 R1, Bit 1
D16	R1, Bit 0 R2, Bit 0 R3, Bit 0 Rn, Bit 0
D15	
D14	G1, Bit 6 G2, Bit 6 G3, Bit 6 G1, Bit 6 G1, Bit 6
D13	G1, Bit 5 G2, Bit 5 G3, Bit 5 G1, Bit 5 G1, Bit 5
D12	G1, Bit 4 G2, Bit 4 G3, Bit 4 Gn, Bit 4
D11	G1, Bit 3 G2, Bit 3 G3, Bit 3 G1, bit 3 G1, bit 3
D10	G1, Bit 2 G2, Bit 2 G3, Bit 2 Gn, Bit 2 Gn, Bit 2
D9	G1, Bit 1 G2, Bit 1 G3, Bit 1 G1, Bit 1 G1, Bit 1
D8	G1, Bit 0 G2, Bit 0 G3, Bit 0 Gn, Bit 0
D7	B1, Bit 7 B2, Bit 7 B3, Bit 7 Bn, Bit 7
D6	B1, Bit 6 B2, Bit 6 B3, Bit 6 Bn, Bit 6
	B1, Bit 5 B2, Bit 5 B3, Bit 5 Bn, Bit 5
	B1, Bit 4 B2, Bit 4 B3, Bit 4 B1, Bit 4 B1, Bit 4
	B1, Bit 3 B2, Bit 3 B3, Bit 3 Bn, Bit 3
	B1, Bit 2 B2, Bit 2 B3, Bit 2 Bn, Bit 2
D1	
DO	B1, Bit 0 B2, Bit 0 B3, Bit 0 Bn, Bit 0
-	Pixel 1 Pixel 2 Pixel 3 Pixel n
	Ţ

Write data for 24-bit RGB interface bus width set is shown below.

R1[7] R1[6] R1[5] R1[4] R1[3] R1[2] R1[1] R1[0] G1[7] G1[6] G1[5] G1[4] G1[3] G1[2] G1[1] G1[0] B1[7] B1[6] B1[5] B1[4] B1[3] B1[2] B1[1] B1[0]



10/18/2010

Version 0.05




## 5.9 Frame Memory

## 5.9.1 Configuration

The NT35510 has an integrated 480 x 864 x 24-bit graphic type static RAM. This 9,953,280-bit memory allows to store on-chip a 480 x RGB x 864, 480 x RGB x 854, 480 x RGB x 800, 480 x RGB x 720 and 480 x RGB x 640 image with an 24-bit resolution (16.7M-color).

There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.



#### 10/18/2010

#### Version 0.05



## 5.9.2 Address Counter

The address counter sets the addresses of the display data RAM for writing and reading.

Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected (RGB 1-1-1-bit), according to the data formats. As soon as this pixel-data information is complete the "Write access" is activated on the RAM. The address pointers address the locations of RAM.

When CGM[7:0]="70h", the address ranges are X=0 to X=479 (1DFh) and Y=0 to Y=863 (35Fh).

When CGM[7:0]="6Bh", the address ranges are X=0 to X=479 (1DFh) and Y=0 to Y=853 (355h).

When CGM[7:0]="50h", the address ranges are X=0 to X=479 (1DFh) and Y=0 to Y=799 (31Fh).

When CGM[7:0]="28h", the address ranges are X=0 to X=479 (1DFh) and Y=0 to Y=719 (2CFh).

When CGM[7:0]="00h", the address ranges are X=0 to X=479 (1DFh) and Y=0 to Y=639 (27Fh).

Addresses outside these ranges are not allowed. Before writing to the RAM a window must be defined. The window is programmable via the command registers XS, YS designating the start address and XE, YE designating the end address.

For example, the whole display contents will be written when CGM[7:0]="50h", if the window is defined by the following values: XS=0 (0h) YS=0 (0h) and XE=479 (1DFh), YE=799 (31Fh).

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (V=0), the X-address increments after each byte, after the last X-address (X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS).

For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET" and "MADCTR" (see section 6 command list), define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Fig. 5.2.2 show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data bust be rewritten to the display RAM.

Condition **Column Counter Row Counter** Return to Return to When RAMWR/RAMRD command is accepted "Start Column (XS)" "Start Row (YS)" Twice Increment by 1 Complete Pixel Pair Read / Write action No change (First Pixel n then Pixel n+1) Return to The Column counter value is larger than "End Column (XE)" Increment by 1 "Start Column (XS)" The Column counter value is larger than "End Column (XE)" Return to Return to and the Row counter value is larger than "End Row (YE)" "Start Column (XS)" "Start Row (YS)" NOTE:


For each image condition, the controls for the column and row counters apply as below:

Data is always written to the Frame Memory in the order, regardless of the Memory Write Direction set by command MADCTL (36h) bit MY, MX and MV. The write order for each pixel unit is (R, G, B) transferred from (D2, D1, D0) = (R, G, B). One pixel unit represents 1 column and 1 page counter value on the Frame Memory



## 5.9.3 Interface to Memory Write Direction

The resultant image for each orientation setting is illustrated below.



NOTE: MV=D5 parameter of MADCTL command, MX=D6 parameter of MADCTL command, MY=D7 parameter of MADCTL command


## 10/18/2010

#### Version 0.05



#### 5.9.4 Frame Memory to Display Address Mapping

The frame memory to display address mapping for 480RGB x 864 resolution (RSMX=RSMY="0") is shown below figure. The maximum address of RA/SA/CA and used source outputs are decided by bit CGM[2:0] (see command 2Ah CASET, 2Bh PASET and section 8.2).



RA = Row Address,

CA = Column Address,

SA = Scan Address,

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command

PTD = Source output voltage selection for 1-bit data "0" and "1", parameter of PWCTR5 command

\* RA and CA is exchange when MV = "1"

10/18/2010

Version 0.05




## 5.10 Tearing Effect Information

## 5.10.1 Tearing Effect Output Line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

## 5.10.1.1 TEARING EFFECT LINE MODES


Mode 1, the Tearing Effect Output signal consists of V-Blanking Information only:



tvdh = The LCD display is not updated from the Frame Memory


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line - see below)

Mode 2, the Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 480 H-sync pulses per field.



thdh = The LCD display is not updated from the Frame Memory thdl = The LCD display is updated from the Frame Memory (except Invisible Line – see above)

Mode 3, this mode turn on the Tearing Effect Output signal when vertical scanning reaches line N.



N = The N-th scanning line which set by register N[15:0] of command STESL (44h)


The TE mode selection is described as below table

DOPCTR (B100h)	TEOFF (34h) TEON (35h)	STESL (44h)	TE Output
DSITE	М	N[15:0]	
0	Х	Х	TE off (output low)
1	34h	Х	TE off (output low)
1	35h with M=0	N[15:0]=0	TE high in V-porch region (Mode 1)
1	35h with M=0	N[15:0]≠0	TE high at N-th line (Mode 3)
1	35h with M=1	Х	TE high in all V-porch and H-porch region (Mode 2)

10/18/2010

#### Version 0.05





## 10/18/2010

#### Version 0.05



## 5.10.1.2 TEARING EFFECT LINE TIMING

The Tearing Effect signal is described below:




Table 5.10.1 AC characteristics of Tearing Effect Signal


Symbol	Parameter	max	unit	escription
tvdl	Vertical Timing Low Duration		ms	
tvdh	Vertical Timing High Duration 1000		μs	
thdl	Horizontal Timing Low Duration TBD		μs	
thdh	Horizontal Timing High Duration TBD	500	μs	
Nataa				

Notes:

1. The timings in above table apply when MADCTL ML=0 and ML=1.

2. The signal's rise and fall times (tr, tf) are stipulated to be equal to or less than 15ns when the maximum load is TBD  $\Omega$ .

The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.




The Tearing Effect Output Line is fed back to the MPU and should be used as shown below to avoid Tearing Effect:


#### Version 0.05



## 5.10.1.3 EXAMPLE 1: MPU WRITE IS FASTER THAN PANEL READ.



Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:




10/18/2010


## Version 0.05



## 5.10.1.4 EXAMPLE 2: MPU WRITE IS SLOWER THAN PANEL READ.



The MPU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MPU to Frame memory write position.




#### Version 0.05



## 5.10.2 Tearing Effect Bus Trigger

A Tearing Effect Bus Trigger information supplies to the MCU a Panel synchronization trigger and this Tearing Effect Bus Trigger information can be enabled or disabled by "Tearing Effect Line On (35h)" and "Tearing Effect Line Off (34h)" commands when the only mode of the Tearing Effect Signal is V-Sync information.

The driver IC is sending this trigger information in Escape Mode after the Bus Turnaround (BTA). and at a rising edge of the internal V-sync (A start of the new image frame). See section "Tearing Effect (TEE)"



The Tearing Effect Bus Trigger can use in both DSI case with or without the TE line when the driver IC is sending the TE trigger if it received a correct tearing effect trigger request as this is described on section "5.10.2.3 Tearing Effect Bus Trigger Sequence".


#### 10/18/2010

#### Version 0.05



## 5.10.2.1 TEARING EFFECT BUS TRIGGER ENABLE

The MCU can enable the Tearing Effect Bus Trigger on the driver IC in 2 different ways when Short Packet (SPa) or Long Packet (LPa) is used. These cases are illustrated below.:




Tearing Effect Bus Trigger Enable (DCSW-L) Long Packet (LPa)



## 5.10.2.2 TEARING EFFECT BUS TRIGGER DISABLE

The MCU can disable the Tearing Effect Bus Trigger on the driver IC in 2 different ways when Short Packet (SPa) or Long Packet (LPa) is used. These cases are illustrated below.:



Packet Header (PH)

10/18/2010

Version 0.05



## 5.10.2.3 TEARING EFFECT BUS TRIGGER SEQUENCES

## Tearing Effect Bus Trigger Enable Sequence – DCSW-L and HSDT

	MC			Dicolo	/ Module	
		Interface	Information	Interface		_
Line	Packet	Mode	Direction	Mode	Packet	Comment
	Sender	Control		Control	Sender	
1	-	LP-11	=>	-	-	Start
2	DCSW-L	HSDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11		If no error => goto line 8 If error is corrected by ECC => goto line 19 If error => goto line 30
7						
8	-	-	<=	ACK		No Error
9	-	-	<=	LP-11		
10	-	BTA	<=	вта	<u> </u>	Interface control change from the display module to the MCU
11	-	LP-11	=>	-1	<u>   -  a</u>	
12	-	BTA	<=>	BTA		Interface control change from the MCU to the display module
13		<b>7</b> - <b>1</b>		LP-11	-	
14	) ¥ "		<= 0	TEE	-	TE (Escape Trigger) on the next V-Sync
15	- [			LP-11	-	
16	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
17	-	LP-11	=>	-	-	End
18						
19	-	-	<=	LPDT	AwER	Error Report
20	-	-	<=	LP-11	-	
21		BTA	<=>	BTA	-	Interface control change from the display module to the MCU
22	-	LP-11	=>	-	-	
23	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
24	-	-	<=	LP-11	-	
25	-	-	<=	TEE	-	TE (Escape Trigger) on the next V-Sync
26	-	-	<=	LP-11	-	
27	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
28	-	LP-11	=>	-	-	End

10/18/2010

## Version 0.05



29						
30	-	-	<=	LPDT	AwER	Error Report
31	-	-	<=	LP-11	-	
32	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
33	-	LP-11	=>	-	-	If the MCU is not forcing BTA => goto line 34 If the MCU is forcing BTA => goto line 35
34	-	LP-11	=>	-	-	End
35						
36	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
37	-	-	<=	LP-11	-	Dead-Lock (No TE information)
38	-	LP-11	=>	-		The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
39	-	BTA	<=>	ВТА		Interface control change from the MCU to the display module
40	-	-		LP-11		
41	-			PDT	AWER	Error Report (Bus Connection Error (BCE) is reported)
42	- 4		=	LP-11	<b>3</b>	<i>J</i> –
43	-	BTA	<=>	BTA		Interface control change from the display module to the MCU
44	-	LP-11			-	End
Nataa						

Notes: 1. Lines 1 ~ 17 are needed for every frame. 2. Bit 5 and Bit 7 of the AwER are applied.

## Version 0.05



	Те	aring Effect	t Bus Trigger I	Enable Seq	uence – DCS	W-L and LPDT
	M	CU		Display	/ Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW-L	LPDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	-	LP-11	=>	-	-	
4	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
5	-	-	<=	LP-11	-	If no error => goto line 7 If error is corrected by ECC => goto line 18 If error => goto line 29
6						
7	-	-	<=	ACK		No Error
8	-	-	<=	LP-11		
9	-	BTA	<=>	BTA		Interface control change from the display module to the MCU
10	-	LP-11				
11	-	BTA		BTA		Interface control change from the MCU to the display module
12			<=	LP-11	<b>1</b> - 11 ~	$\eta$
13			<	TEE		TE (Escape Trigger) on the next V-Sync
14		<u> </u>	C+	LP-11	-	
15	-	BTA	<=>	вта	-	Interface control change from the display module to the MCU
16	-	LP-11	=>	-	-	End
17						
18	-	V ~	<=	LPDT	AwER	Error Report
19	-	-	<=	LP-11	-	
20	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
21	-	LP-11	=>	-	-	
22	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
23	-	-	<=	LP-11	-	
24	-	-	<=	TEE	-	TE (Escape Trigger) on the next V-Sync
25	-	-	<=	LP-11	-	
26	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
27	-	LP-11	=>	-	-	End

#### . -----Б т.:. דחחוו

10/18/2010



28						
29	-	-	<=	LPDT	AwER	Error Report
30	-	-	<=	LP-11	-	
31	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
32	-	LP-11	=>	-	-	If the MCU is not forcing BTA => goto line 33 If the MCU is forcing BTA => goto line 35
33	-	LP-11	=>	-	-	End
34						
35	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
36	-	-	<=	LP-11	-	Dead-Lock (No TE information)
37	-	LP-11	=>	-		The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
38	-	BTA	<=>	ВТА		Interface control change from the MCU to the display module
39	-	-	4	LP-11		
40	-			PDT	AWER	Error Report (Bus Connection Error (BCE) is reported)
41			<=	LP-11	<b>3</b>	<b>リ</b> 〇
42	-	BTA	<=>	BTA		Interface control change from the display module to the MCU
43	-	LP-11			-	End
Nataa						

## Notes:

Notes: 1. Lines 1 ~ 16 are needed for every frame.

2. Bit 5 and Bit7 of the AwER are applied.

#### 10/18/2010

## Version 0.05



	Теа	ring Effect	Bus Trigger E	nable Sequ	ence – DCS	N1-S and HSDT
	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	HSDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11	_	If no error => goto line 8 If error is corrected by ECC => goto line 19 If error => goto line 30
7						
8	-	-	<=	ACK		NoError
9	-	-	<=	LP-11		
10	-	BTA	<***	вта		Interface control change from the display module to the MCU
11	-	LP-11				
12		BTA	<=>	BTA		Interface control change from the MCU to the display module
13				LP-11		
14				TEE	-	TE (Escape Trigger) on the next V-Sync
15	) 🛂		<=	LP-11	-	
16	-	BTA		BTA	-	Interface control change from the display module to the MCU
17	-	LP-11	=>	-	-	End
18						
19	-	-	<=	LPDT	AwER	Error Report
20	-	-	<=	LP-11	-	
21	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
22	-	LP-11	=>	-	-	
23	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
24	-	-	<=	LP-11	-	
25	-	-	<=	TEE	-	TE (Escape Trigger) on the next V-Sync
26	-	-	<=	LP-11	-	
27	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
28	-	LP-11	=>	-	_	End

10/18/2010

## Version 0.05



# PRELIMINARY

29						
30	-	-	<=	LPDT	AwER	Error Report
31	-	-	<=	LP-11	-	
32	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
33	-	LP-11	=>	-	-	If the MCU is not forcing BTA => goto line 34 If the MCU is forcing BTA => goto line 36
34	-	LP-11	=>	-	-	End
35						
36	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
37	-	-	<=	LP-11	-	Dead-Lock (No TE information)
38	-	LP-11	=>	-		The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
39	-	BTA	<=>	вта		Interface control change from the MCU to the display module
40	-	-	¢	LP-11		
41	-			PDT	AWER	Error Report (Bus Connection Error (BCE) is reported)
42	- 4		=	LP-11	<b>3</b>	<b>リ</b> ー
43	-	BTA	<=>	BTA		Interface control change from the display module to the MCU
44	-	LP-11			-	End
Nataa						

Notes: 1. Lines 1 ~ 17 are needed for every frame.

2. Bit 5 and Bit 7 of the AwER are applied.

10/18/2010

## Version 0.05



	Теа	aring Effect	Bus Trigger E	nable Sequ	ience – DCS	W1-S and LPDT
	MC	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	LPDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	-	LP-11	=>	-	-	
4	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
5	-	-	<=	LP-11	-	If no error => goto line 7 If error is corrected by ECC => goto line 18 If error => goto line 29
6						
7	-	-	<=	ACK		No Error
8	-	-	<=	LP-11		
9	-	BTA	<=>	BTA		Interface control change from the display module to the MCU
10	-	LP-11	=7		<u> </u>	
11	-	BTA		вта		Interface control change from the MCU to the display module
12	- ~ -		=	LP-11	<b>2</b> [- ]]	<i>J</i> <sup>©</sup>
13			<=	TEE		TE (Escape Trigger) on the next V-Sync
14		<u> </u>	C +	LP-11	-	
15	-	BTA	<=>	вта	-	Interface control change from the display module to the MCU
16	-	LP-11		-	-	End
17						
18	-	<b>V</b> -	<=	LPDT	AwER	Error Report
19	-	-	<=	LP-11	-	
20	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
21	-	LP-11	=>	-	-	
22	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
23	-	-	<=	LP-11	-	
24	-	-	<=	TEE	-	TE (Escape Trigger) on the next V-Sync
25	-	-	<=	LP-11	-	
26	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
27	-	LP-11	=>	-	-	End

# Tearing Effect Bus Trigger Enable Sequence – DCSW1-S and LPDT



28						
29	-	-	<=	LPDT	AwER	Error Report
30	-	-	<=	LP-11	-	
31	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
32	-	LP-11	=>	-	-	If the MCU is not forcing BTA => goto line 33 If the MCU is forcing BTA => goto line 35
33	-	LP-11	=>	-	-	End
34						
35	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
36	-	-	<=	LP-11	-	Dead-Lock (No TE information)
37	-	LP-11	=>	-		The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
38	-	BTA	<=>	ВТА		Interface control change from the MCU to the display module
39	-	-	4	LP-11		
40	-			PDT	AWER	Error Report (Bus Connection Error (BCE) is reported)
41			<=	LP-11	<b>3</b>	<b>リ</b> 〇
42	-	BTA	<=>	BTA		Interface control change from the display module to the MCU
43	-	LP-11			-	End
Nataa				<u>)</u>		

Notes: 1. Lines 1 ~ 16 are needed for every frame.

2. Bit 5 and Bit 7 of the AwER are applied.

## Version 0.05



1

Tearing Effect Bus Trigger Disable Sequence – DCSWN-S and LPDT	
--	--

ſ		MCU			Display Module		
	Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
	1	-	LP-11	=>	-	-	Start
	2	DCSWN-S	LPDT	=>	-	-	Tearing Effect Bus Trigger Disable
	3	-	LP-11	=>	-	-	

## Tearing Effect Bus Trigger Disable Sequence – DCSWN-S and HSDT

		MCU			Display Module			
	Line	Packet	Interface Mode	Information Direction	Interface Mode	Packet	Comment	
		Sender	Control		Control	Sender		
	1	-	LP-11	=>	-		Start	
	2	DCSWN-S	HSDT	=>	- กโ	-	Tearing Effect Bus Trigger Disable	
	3	EoTP	HSDT	=>			End of Transmission Packet	
	4	-	LP-11	=>		-		
NOVATER COSUME NOVATER DISCLOSUME								

10/18/2010

## Version 0.05





## 5.11 Checksum

The display module consists of two 8-bit checksum registers, which are used checksum calculations for "User Command Set" area registers (includes the frame memory), on the display module.

One of the checksum registers is "First Checksum" (FCS) and another is "Continue Checksum" (CCS).

These register values are set to 00h as an initial value when there is started to calculate a new checksum.

The display module is starting to calculate the new checksum after there is a write access on "User Command Set" area registers. This means that read commands are not used as a calculation starting trigger in this case.

The checksum calculation is always interrupted, when there is a new write access on Nokia area registers. The checksum calculation is also started from the beginning.

The result of the first finished checksum calculation is stored on the FCS register, which value is kept until there is the new write access on "User Command Set" area registers and the new checksum value is calculated in the first time again.

The maximum time, when the FCS is readable, is 150ms after there is the last write access on "User Command Set" area registers.

The checksum calculation is continuing after the finished first checksum calculation where the FCS has gotten the checksum value. These new checksum values are always stored on CCS register (Old value is replaced a new one) after the last Nokia area register has been calculated to the checksum.

The maximum time, when the CCS is readable in the first time, is 300ms after there is the last write access on "User Command Set" area registers.

There is always updated a checksum comparison bit (See section: "Read Display Self-Diagnostic Result (0Fh)" and bit D0) when there is compared FCS and CCS checksums after a new checksum value is stored on CCS.

The maximum time, when the comparison has been done between FCS and CCS in the first time, is 300ms then the comparison has been done in every 150ms (this is maximum time).

User can read FCS, CCS and Comparison bit D0 values. See section: "Read First Checksum (AAh)", "Read Continue Checksum (AFh)" and "Read Display Self-Diagnostic Result (0Fh)".

There can be an overflow during a checksum calculation. These overflow bits are not needed to store anywhere. This means that these overflow bits can be ignored by the display module.

An example of the checksum calculation:

- Register Values: A1h, 12h, 81h, DEh, F2h
- Calculated Value: 304h (= A1h + 12h + 81h + DEh + F2h)
- Ignored Bits: 3h
- Stored Checksum: 04h

This checksum calculation function is only running in "Sleep Out" mode and it is stopped in "Sleep In" mode.

#### Version 0.05



Step Note1	Time Note2	Action	Temporary Register	First Checksum Register (FCS)	Continue Checksum Register (CCS)	Comment
1	0	Initialization	Set to 00h	Set to 00h	Set to 00h	The last write action on "User Command Set" area registers => FCS an CCS registers are initialized
2	0   150ms	Continue sum of "User Command Set" area registers	Counting	-	-	The first register counting is running
3	150ms	Stores sum of registers on FCS register	Set to 00h after value is moved to FCS register	Stores sum of "User Command Set" area registers on FCS register		The result of the first register counting is stored on FCS register. The result of the FCS is available to the MPU
4	150ms   300ms	Continue sum of "User Command Set" area registers	Counting		CD	The second register counting is running
5	300ms	<ol> <li>Stores sum of registers on CCS register</li> <li>Compares stored FCS and CCS value</li> </ol>	Set to 00h after value is moved to CCS register		Stores sum of "User Command Set" area registers on CCS register	The result of the comparison is stored on separated registers, which can read separated read commands. The result of the CCS and comparison result are available to the MPU
6	300ms      450ms	Continue sum of "User Command Set" area registers	Counting	SU		The third register counting is running
7	450ms	<ol> <li>Stores sum of registers on CCS register</li> <li>Compares stored FCS and CCS value</li> </ol>	Set to 00h after value is moved to CCS register		Stores sum of "User Command Set" area registers on CCS register	The result of the comparison is stored on separated registers, which can read separated read commands. The result of the CCS and comparison result are available to the MPU
8	450   600ms	Continue sum of "User Command Set" area registers	Counting	-	-	The fourth register counting is running
9	600ms	<ol> <li>Stores sum of registers on CCS register</li> <li>Compares stored FCS and CCS value</li> </ol>	Set to 00h after value is moved to CCS register	-	Stores sum of "User Command Set" area registers on CCS register	The result of the comparison is stored on separated registers, which can read separated read commands. The result of the CCS and comparison result are available to the MPU
10	etc	-	-	-	-	Same sequence continue e.g. step 4 and 5

#### Table 5.11.1 Checksum Sequence

## 10/18/2010

## Version 0.05



## 5.12 Power On/Off Sequence

VDDI and VDD (VDDA) can be applied in any order.

VDD (VDDA) and VDDI can be powered down in any order.


During power off, if LCD is in the Sleep Out mode, VDD (VDDA) and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDD (VDDA) can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX. *Notes:* 

- 1. There will be no damage to the display module if the power sequences are not met.
- 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- 3. There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- 4. If RESX line is not held stable by host during Power On Sequence as defined in Sections 5.12.1 and 5.12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.
- 5. There is not a limit for Rise/Fall time on VDDI and VDD (VDDA).
- The display module can also initialize and calibrate DSI-CLK+/- and DSI-D0+/- lanes within 5ms after LP-11 (Clock and Data Channels), VDDI and VDD (VDDA) are applied and H/W Reset is not active (5ms is as same as the Reset Cancelling Time).

The power supply ON/OFF setting for Display ON/OFF, Standby Set/Exit, and Sleep Set/Exit sequences is illustrated in figure below.




#### 10/18/2010

#### Version 0.05



## 5.12.1 Case 1 – RESX line is held High or Unstable by Host at Power On

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDD (VDDA) and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.




#### 10/18/2010

#### Version 0.05



## 5.12.2 Case 2 – RESX line is held Low by host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VDD (VDDA) and VDDI have been applied.



## 5.12.3 Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off the display will go blank and there will not be any visible effects within 1 second on the display (blank display) and remains blank until "Power On Sequence" powers it up.

#### Version 0.05



# NT35510

## 5.13 Power Level Modes

#### 5.13.1 Definition

7 level modes are defined they are in order of maximum power consumption to minimum power consumption:

- 1. Normal Mode On (full display), Idle Mode Off, Sleep Out. In this mode, the display is able to show maximum 16.7M colors.
- Partial Mode On, Idle Mode Off, Sleep Out In this mode, part of the display is used with maximum 16.7M colors.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out. In this mode, the full display is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. Only the MPU interface and registers are working with VDDI power supply. Contents of the frame memory can be safe or random.

6. Deep Standby Mode.

In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. The MPU interface and registers are not working. Contents of the frame memory is random.

### 7. Power Off Mode


In this mode, VDDI and VDDA/VDDR/VDDB are removed.

NOTE: Transition between mode 1~5 is controllable by MPU commands. Mode 6 is entered for power saving with both power supplies for I/O and analog circuits and can be exited by hardware reset only (RESX=L). Mode 7 is entered only when both power supplies for I/O and analog circuits are removed.

#### Version 0.05



#### 5.13.2 Power Level Mode Flow Chart



#### NOTES:

There is not any abnormal visual effect when there is changing from one power mode to another power mode.
 There is not any limitation, which is not specified by this spec, when there is changing from one power mode to another power mode



#### The following table represents the SRAM and Registers its mode state.

Mode	SRAM	Register	Control	
Mode	SKAW	Register	Enter	Exit
Sleep in mode 1 (RAMKP = 1)	Keep	Keep	Command	
Sleep in mode 2 (RAMKP = 0)	Loss	Keep	Command	
Deep-standby mode	Loss	Loss	Command	Reset pin
Reset=L	Loss	Keep (Default Value)	Reset (H/W)	

10/18/2010

# Version 0.05



# 5.14 Reset function

# 5.14.1 Register Default Value

Table 5.14.1 Default Values for User Command Set

	ltere	After	After	After
			Hardware Reset	Software Reset
RDNUMPE (05h	ר)	00h	00h	00h
RDDPM (0Ah)		08h	08h	08h
RDDMADCTR (	0Bh)	00h	00h	00h
RDDCOLMOD (	(0Ch)	07h	07h	07h
RDDIM (0Dh)		00h	00h	OOh
RDDSM (0Eh)		00h	00h	00h
RDDSDR (0Fh)		00h	00h	00h
Sleep In/Out (10	)h/11h)	In	In	In
Partial/Normal D	Display (12h/13h)	Normal	Normal	Normal
Display Inversio	n On/Off (21h/20h)	Off	Off	Off
All Pixel On/Off	(23h/22h)	Off	Off	Off
Gamma setting	(26h)	01h (GC0)	01h (GC0)	01h (GC0)
Display On/Off (	(29h/28h)	Off	Off	Off
Column: Start A	Column: Start Address (XS, 2Ah)		0000h	0000h
	CGM[7:0]="70h" (480x864)	01DFh (479d)	01DFh (479d)	01DFh (479d)
Column:	CGM[7:0]="6Bh" (480x854)	01DFh (479d)	// 01DFh (479d)	01DFh (479d)
End Address	CGM[7:0]="50h" (480x800)	01DFh (479d)	01DFh (479d)	01DFh (479d)
(XE, 2Ah)	CGM[7:0]="28h" (480x720)	01DFh (479d)	01DFh (479d)	01DFh (479d)
	CGM[7:0]="00h" (480x640)	01DFh (479d)	01DFh (479d)	01DFh (479d)
Row: Start Addr		0000h	0000h	0000h
V	CGM[7:0]="70h" (480x864)	035Fh (863d)	035Fh (863d)	035Fh (863d)
Row:	CGM[7:0]="6Bh" (480x854)	0355h (853d)	0355h (853d)	0355h (853d)
End Address	CGM[7:0]="50h" (480x800)	031Fh (799d)	031Fh (799d)	031Fh (799d)
(YE, 2Bh)	CGM[7:0]="28h" (480x720)	02CFh (719d)	02CFh (719d)	02CFh (719d)
	CGM[7:0]="00h" (480x640)	027Fh (639d)	027Fh (639d)	027Fh (639d)
Frame memory	(2Ch, 2Eh, 3Ch, 3Eh)	Random	Random	Random
Partial: Start Ad	Partial: Start Address (PSL, 30h)		0000h	0000h
	CGM[7:0]="70h" (480x864)	035Fh (863d)	035Fh (863d)	035Fh (863d)
Partial:	CGM[7:0]="6Bh" (480x854)	0355h (853d)	0355h (853d)	0355h (853d)
End Address	CGM[7:0]="50h" (480x800)	031Fh (799d)	031Fh (799d)	031Fh (799d)
(PEL, 30h)	CGM[7:0]="28h" (480x720)	02CFh (719d)	02CFh (719d)	02CFh (719d)
	CGM[7:0]="00h" (480x640)	027Fh (639d)	027Fh (639d)	027Fh (639d)
Tearing: On/Off	(35h/34h)	Off	Off	Off

#### Version 0.05



		alues for User Comman	· ,	
Item		After Power On	After	After
Maria Data Arra Orat	ory Data Access Control (36h)		Hardware Reset	Software Reset
-	Memory Data Access Control (36h) (MY/MX/MV/ML/RGB/MH/RSMX/RSMY)		00h	00h
Idle Mode On/Off (38h/39h)		Off	Off	Off
Interface Pixel Color Forma	t (3Ah)	77h	77h	77h
Set Tearing Effect Scan Lin	e (44h)	0000h	0000h	0000h
Get Scan Line (45h)		N/A	N/A	N/A
DSTB mode (4Fh)		00h	00h	00h
Profile Value for Display (50	)h)	All values are FFh	All values are FFh	All values are FFh
Display Brightness (51h, 52	:h)	00h	00h 15	00h
CTRL Display (53h, 54h)		00h	00h	00h
CABC Control (55h, 56h)		00h	00h	00h
Write Hysteresis (57h)		All values are FFh	All values are FFh	All values are FFh
Write Gamma Setting (58h)		All values are 11h	All values are 11h	All values are 11h
RDFSVM (5Ah)		00h	00h	// 00h
RDFSVL (5Bh)		00h	00h	00h
RDMFFSVM (5Ch)		00h	00h	00h
RDMFFSVL (5Dh)		00h	00h	00h
RDLSCCM (65h, 66h)		80h	80h	80h
RDLSCCL (65h, 67h)		00h	00h	00h
Black/White Color	After MTP	MTP Value	MTP Value	MTP Value
Characteristics (70h~74h)	Before MTP	00h	00h	00h
Red/Green Color	After MTP	MTP Value	MTP Value	MTP Value
Characteristics (75h~79h)	Before MTP	00h	00h	00h
Blue/AColor Color	After MTP	MTP Value	MTP Value	MTP Value
Characteristics (7Ah~7Eh)	Before MTP	00h	00h	00h
DDB Start/Continue (A1b)	After MTP	MTP Value	MTP Value	MTP Value
DDB Start/Continue (A1h)	Before MTP	00h	00h	00h
DDB Continue (A9b)	After MTP	MTP Value	MTP Value	MTP Value
DDB Continue (A8h)	Before MTP	00h	00h	00h
First/Continue Checksum (/	AAh, AFh)	00h	00h	00h
ID1 (DAh)	After MTP	MTP Value	MTP Value	MTP Value
ID2 (DBh)		ID1 = "00h"	ID1 = "00h"	ID1 = "00h"
ID3 (DCh)	Before MTP	ID2 = "80h"	ID2 = "80h"	ID2 = "80h"
- ( )		ID3 = "00h"	ID3 = "00h"	ID3 = "00h"

#### Table 5.14.1 Default Values for User Command Set (Continuous)



# 5.14.2 Output or Bi-directional (I/O) Pins

Output or	Bi-directional pins	After Power On	After Hardware Reset	After Software Reset
HSSI_DATA0_P, HSSI_DATA0_N		High-Z (Inactive)	High-Z (Inactive) High-Z (Inactive)	
	TE	VSSI	VSSI	VSSI
SDO	Using SPI	VDDI	VDDI	VDDI
300	Not using SPI	High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)
Source Driver Output GOUT1~GOUT32		High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)
		AVSS	AVSS	AVSS 🚬

NOTE: There will be no output from TE, SDO, D23-D0, HSSI\_DATA0\_P/N and HSSI\_DATA1\_P/N during Power PAITIA On/Off sequence, H/W Reset and S/W Reset

#### 5.14.3 Input Pins

	Input pins	During Power On Process	After Power On	After Hardware Reset	After Software Reset	During Power Off Process
	RESX	See Section 5.12	Input Valid	Input Valid	Input Valid	See Section 5.12
	CSX	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	D/CX	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	WRX (SCL / I2C_SDA)	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	RDX	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	D23 to D0	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	SDI (I2C_SCL)	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	HS	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
$\mathbb{N}$	VS VS	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	PCLK	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	DE 🔰	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	HSSI_CLK_P, HSSI_CLK_N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	HSSI_DATA0_P, HSSI_DATA0_N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	HSSI_DATA1_P, HSSI_DATA1_N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid




# 5.15 Sleep Out-Command and Self-Diagnostic Functions of the Display Module

# 5.15.1 Register loading Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller (1<sup>st</sup> step: Compares register and EEPROM values, 2<sup>nd</sup> step: Loads EEPROM value to register). If those both values (EEPROM and register values) are same, there is inverted (=increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (=RDDSDR) (The used bit of these commands is D7). If those both values are not same, this bit (D7) is not inverted (= not increased by 1) and the used TE-line is set to low (Registers, what are set by "Tearing Effect Line On (35h)" command, are keeping their current values) when it can be reactivated by "Tearing Effect Line On (35h)" command.

The flow chart for this internal function is following:



#### NOTES:

- 1. There is not compared and loaded register values, which can be changed by user (00h to AFh and DAh to DCh), by the display module.
- 2. This information is only used if TE line is used.

#### 10/18/2010

222

#### Version 0.05




# 5.15.2 Functionality Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.). If functionality requirement is met, there is inverted (= increased by 1) a bit, which defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of these commands is D6). If functionality requirement is not same, this bit (D6) is not inverted (= not increased by 1) and the used TE-line ie set to low (Registers, what are set by "Tearing Effect Line On (35h)" command, are keeping their current values) when it can be reactivated by "Tearing Effect Line On (35h)" command.

The flow chart for this internal function is following:



#### NOTES:

- 1. There is needed 120msec after Sleep Out -command, when there is changing from Sleep In –mode to Sleep Out -mode, before there is possible to check if functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out –command is sent in Sleep Out -mode.
- 2. This information is only used if TE line is used.

#### 10/18/2010

#### Version 0.05




#### 5.15.3 Chip Attachment Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if a chip or chips (e.g. driver, etc.) of the display module is/are attached to the circuit route of a flex foil or display glass ITO.

There is inverted (= increased by 1) a bit, which is defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D5), if the chip or chips is/are attached to the circuit route of the flex or display glass. If this chip is or those chips are not attached to the circuit route of the flex or display glass, this bit (D5) is not inverted (= not increased by 1) and the used TE-line ie set to low (Registers, what are set by "Tearing Effect Line On (35h)" command, are keeping their current values) when it can be reactivated by "Tearing Effect Line On (35h)" command.

The following figure is for reference purposes; how this chip attachment can be implemented e.g. there are connected together 2 bumps via route of ITO or the flex foil on 4 corners of the driver (chip).



NOTE: This information is only used if TE line is used.

#### 10/18/2010

224

#### Version 0.05



# 5.16 Display Panel Color Characteristics

Color characteristics of the display panel are stored on the display module that they can be read via the used interface by the engine what is using this display panel color characteristics information to adjust a color information of the image frame, what is on the engine, to match a wanted color outlook of the image on the display panel.

Used color characteristics can share 2 categories: Mandatory and Optional. The mandatory color characteristics are Black, White, Red, Green and Blue. The optional color characteristics is used if it is needed and it is called as A color (e.g. Cyan). The bits of the A color are set to '0's they are not used on the display module.

A read color characteristic value is based on 10 bit floating value where the MSB is 9<sup>th</sup> bit and the LSB is 0<sup>th</sup> bit. All power values of the bits are listed below:

- Bit 9: 2-1 = 0.5,
- Bit 8: 2-2 = 0.25,
- Bit 7: 2-3 = 0.125,
- Bit 6: 2-4 = 0.0625,
- Bit 5: 2-5 = 0.03125,
- Bit 4: 2-6 = 0.015625,
- Bit 3: 2-7 = 0.007813,
- Bit 2: 2-8 = 0.003906,
- Bit 1: 2-9 = 0.001953.
- Bit 0: 2-10 = 0.000977.

The wanted value is an approximation in the most of the cases when there is used binary numbers. Therefore, there is used the nearest value what can get e.g. Rx can be:

- Actual value: 0.6400, Stored value Rx[9:0] = 10 1000 1111b = 0.6396.
- Actual value: 0.3300, Stored value Rx[9:0] = 01 0101 0010b = 0.3301,
- Actual value: 0.3000, Stored value Rx[9:0] = 01 0011 0011b = 0.2998,
- Actual value: 0.6000, Stored value Rx[9:0] = 10 0110 0101b = 0.5986,
- Actual value: 0.1500, Stored value Rx[9:0] = 00 1001 1010b = 0.1504,
- Actual value: 0.0600, Stored value Rx[9:0] = 00 0011 1101b = 0.0596,
- Actual value: 0.3127, Stored value Rx[9:0] = 01 0100 0000b = 0.3125,
- Actual value: 0.3290, Stored value Rx[9:0] = 01 0101 0001b = 0.3291.
- The value 0.6396 has calculated as follows:
- Binary value: 10 1000 1111b
- Formula: Rx[9]x0.5+Rx[8]x0.25+Rx[7]x0.125+Rx[6]x0.0625+Rx[5]x0.03125+Rx[4]x0.015625+ Rx[3]x0.007813+Rx[2]x0.003906+Rx[1]x0.001953+R[0]x0.000977
- Use: 1x0.5+0x0.25+1x0.125+0x0.0625+0x0.03125+0x0.015625+1x0.007813+1x0.003906+ 1x0.001953+1x0.000977

See also sections:


"Read Black/White Low Bits (70h)", "Read Bkx (71h)", "Read Bky (72h)", "Read Wx (73h)", "Read Wy (74h)", "Read Red/Green Low bits (75h)", "Read Rx (76h)", "Read Ry (77h)", "Read Gx (78h)", "Read Gy (79h)", "Read Blue/AColor Low Bits (7Ah)", "Read Bx (7Bh)", "Read By (7Ch)", "Read Ax (7Dh)", "Read Ay (7Eh)".

#### Version 0.05



# 5.17 Gamma Function

The structure of grayscale amplifier is shown as below. The 26 voltage levels between VGMP and VGSP are determined by the gradient adjustment register, the reference adjustment register, the amplitude adjustment resister and the micro-adjustment register.



#### 10/18/2010


226

#### Version 0.05



# 5.18 Basic Display Mode

The NT35510 has some basic operation modes which are Normal Display Mode, Partial Display Mode, Idle Mode, All Pixel On and All pixel Off for panel display. User can change these display modes for each other is illustrated below.




#### Version 0.05



# 5.19 Instruction Setting Sequence

When setting instruction to the NT35510, the sequences shown in below figures must be followed to complete the instruction setting.


# 5.19.1 Sleep In/Out Sequence



# Version 0.05



# 5.19.2 Deep Standby Mode Enter/Exit Sequence



#### 10/18/2010

# Version 0.05



# 5.20 Instruction Setup Flow

# 5.20.1 Initializing with the Built-in Power Supply Circuits




Fig. 5.20.1 Initializing with the built-in power supply circuit

The initializing sequence does not have any effect on the display. The display is in its normal background color during the initializing.

10/18/2010

#### Version 0.05



# 5.20.2 Power OFF Sequence




Fig. 5.20.2 Power off sequence



# 5.21 MTP Write Sequence Start Power on and normal display RDMTP command Check related End MTP\_STUS1 bit = 0 (EF00h) MTP\_STUS2 bit = 0 (EF01h) MTP was programmed Yes \* Refer command EDxxh for the related MTP register Adjust the MTP registers to optimal value MTPEN command (ED00h, ED01h) Set related MTP\_EN1 bit = 1 MTP Connect high voltage 7.75V to MTP\_PWR pin Programming 7.75V is not connected to MTP\_PWR pin MTPDET command (EC00h) Check MTP\_DET bit = 1 No Yes MTPWR command (EE00h) Wait for more than 500 msec Remove high voltage 7.75V from MTP\_PWR pin MTPEN command (ED00h, ED01h) Set all MTP\_EN1 bit = 0 Set hardware reset SLPOUT command (1100h) MTP Programming Verify Read MTP registers all correct ? Re-execute MTP Programming Sequence Yes End

Note: The multi-times MTP must be programmed from the 1<sup>st</sup> time. (ID1/2/3, VGMP/VGSP, VGMN/VGSN, VCOM, Gamma 2.2, VGMP/VGSP LUT)

#### 10/18/2010

#### Version 0.05



# **5.22 Dynamic Backlight Control Function**

The NT35510 embedded Content Adaptive Brightness Control (CABC) and Light-Sensor Automatic Brightness Control (LABC) functions. Both two functions are used to generate a proper PWM signal based on internal CABC and LABC algorithms. User could apply this PWM signal to control other device(s) (Such as power IC or LED driver IC). The function combined CABC with LABC, is simply called "Full-ABC". When the CABC and LABC functions are enabled and cooperate with external circuits (such as LED driver circuit), the power consumption of backlight will be reduced with keeping acceptable display quality.

The CABC function of NT35510 is used to reduce the power consumption of display backlight. Contents adaptation means that the average gray level scale of image contents is increased while simultaneously lowering brightness of the backlight to achieve same perceived brightness. The adjusted gray level scale and thus power consumption reduction depends on the contents of the image. The display image and brightness are dynamically processed by CABC block. The availability of this function ranges from moving picture such as TV image to still picture such as menu. However, in order to gain a better display quality and reduce the power consumption of the backlight, the NT35510 internally uses NOVATEK dynamic gamma algorithm to produce an optimal backlight control based on different image contents.

The LABC function of NT35510 is also applied to smoothly control the display backlight by sensing ambient light variation. This function includes several apparatus, such as "Flicker Removal Block" for eliminating external light source flicker (e.g. 50 and 60 Hz), and "Hysteresis Block" for preventing the luminance transient variation. The information of the ambient light is sent to the LABC block if user enables it. The user can read ambient light information or this information can be used for automatic brightness control by the LABC block. It is also available to control the brightness by adjusting PWM duty manually.

So combined the CABC with LABC processed results, the display output brightness is:


Display Backlight Brightness = LABC Backlight Brightness Ratio (or Manual Setting Ratio) x CABC Brightness Ratio

		A	В	AxB		lmage Status	
N	Example	Brightness Ratio (LABC or Manual)	Brightness Ratio (CABC or Manual)	Calculation Result	Brightness Output of LEDPWM		
	Example 1	70%	50%	35%	35%	CABC Modified	
	Example 2	80%	100%	80%	80%	CABC Modified	
	Example 3	50%	30%	15%	15%	CABC Modified	

# Table 5.22.1 Display Brightness Output When CABC and LABC Function are Enable



One of Full-ABC applications is simply illustrated in the **Fig. 5.22.1**. This application is used to dynamic control the backlight power consumption. The LEDPWM is an output-type pin which can output a PWM signal to control the display backlight brightness. The "LEDON" pin can output a "Enable / Disable" signal if the external LED driver IC needs this signal. The PWM duty cycle of "LEDPWM" is determined by CABC and LABC processed results. The external LED driver ICs are necessary in order to transfer the PWM signal into driving power for LED backlight.



#### 10/18/2010

#### Version 0.05



# 5.22.1 PWM Control Architecture

PWM duty for LED backlight control is determined from CABC and LABC block. The below diagram illustrates the duty combination architecture and its corresponding control registers.




Fig. 5.22.2 Internal Display Backlight Control Combined with CABC and LABC

#### 10/18/2010


#### Version 0.05



As shown in **Fig. 5.22.2**, the register bit "BL" is used to control the "LEDPWM" pin to output PWM signal. Normally, if user want to disable the display backlight completely and immediately, user can set "BL" = "0". The below table shows some applications of register bit "LEDPWPOL":

BL	LEDPWPOL	Status of LEDPWM Pin	Display Backlight Status
0	0	0 (Default)	Off
0	1	1	Off
1	0	Original polarity of PWM signal	On
1	1	Inversed polarity of PWM signal	On

In the same way, the register bits "LEDONPOL" and "BL", are used to control the "LEDON" pin. See the below table.



The setting bit "CLED\_VOL" is applied to choose different output logical voltage level for LEDON, LEDPWM pins. This bit is valid when (1) DSTB\_DEL=low or (2) DSTB\_SEL=high, VDDI=1.65~3.3V and VSEL=high (The output level is VSSI to DIOPWR for other VDDI and VSEL conditions in DSTB\_SEL=high). See below for the selection output level.

U	CLED_VOL	LEDON/LEDPWM Output Level
	0	VSSI to VDDI
		VSSI to VDDA

The setting bit "BCTRL" is used to enable / disable the display backlight control functions (such as LEDPWM). When user set "BCTRL" = "0", then the backlight will be turned off with dimming function, and the value of register DBV[7:0] (RDDISBV) will be "00h" after dimming period.

BCTRL	Value of DBV[7:0] (RDDISBV)	Display Backlight Status
0	00h	Off
1	Determined by CABC and LABC estimations	On



The setting bit "A" is used to enable / disable the ambient light sensor and LABC functions. Sampling of ambient light started after setting the register bit "A". First averaged value should be output for 500ms. The below table shows this function.

	Diver IC State	A	DB	ADC_EN	The Statue of Internal A/D Converter	Display Brightness Control						
	Sleep-In	х	х	x	Disabled	Disable						
	Sleep-Out	0	0	0	Disable	Control by manual setting DBV[7:0]						
						(Here means from WRDISBV)						
	Sleep Out	0	0	1	Disable	Control by manual setting DBV[7:0]						
	Sleep-Out	0	0	I	Disable	(Here means from WRDISBV)						
		0	1	0	Dischla	Control by manual setting DBV[7:0]						
	Sleep-Out			Ĩ	0	Disable	(Here means from WRDISBV)					
		0				Control by manual setting DBV[7:0]						
	Sleep-Out		0 1	1	1	Disable	(Here means from WRDISBV)					
		4	0			Control by manual setting DBV[7:0]						
	Sleep-Out	1	1	1	1	1	1	1	0		Disable	(Here means from WRDISBV)
		5			Dischis	Control by manual setting DBV[7:0]						
	Sleep-Out				Disable	(Here means from WRDISBV)						
1	Sleep-Out	1	1	0	Disable	Control by LABC function (See Note 1)						
	Sleep-Out	1	1	1	Enable	Control by LABC function (See Note 2)						
		1	0 1 1	1 0 1		(Here means from WRDISBV) Control by LABC function (See Note 1)						

NOTES:

1. User has to write the ambient light information into the register LS[15:0] via system interface.

2. The internal 10-bit ADC converter is enabled and the display backlight brightness is controlled automatically.



The setting bit "DB" is used to manual / automatic brightness control. When "DB"="0", the display backlight brightness can be affected by setting register DBV[7:0] (here means WRDISBV) manually. Here are listed some important applications with register bits "DB", "A", DBV[7:0] (WRDISBV), RDPWM[7:0], and RDPWM\_L[7:0] in below table.

CABC Status: Off Mode (RDPWM[7:0] will be FFh) "FORCE_CABC_PWM"="0", WRCABCMB[7:0] = 00h, PWM_DUTY_OFFSET[4:0]=00h, "BL"="1", "BCTRL"="1", Sleep-Out Mode						
DB	Α	Value of RDPWM_L[7:0]	Value of RDPWM [7:0]	Display Backlight Brightness		
0	0	Determined by DBV[7:0] (Here means from WRDISBV)	FFh	Determined by DBV[7:0] manually (Here means from WRDISBV)		
0	1	Determined by DBV[7:0] (Here means from WRDISBV)	FFh	Determined by DBV[7:0] manually (Here means from WRDISBV)		
1	0	Determined by DBV[7:0] (Here means from WRDISBV)	FEh	Determined by DBV[7:0] manually (Here means from WRDISBV)		
1	1	Determined by LABC Function	FFh	Determined by LABC Function		

CABC Status: UI-Mode / Still-Mode / Moving-Mode

"FORCE\_CABC\_PWM" = "0", WRCABCMB[7:0]=00h,

PWM\_DUTY\_OFFSET[4:0]=00h, "BL"="1", "BCTRL"="1", Sleep-Out Mode

1	DB	Α	Value of RDPWM_L[7: 0]	Value of RDPWM [7: 0]	Display Backlight Brightness		
		0	Determined by DBV[7:0]	Determined by	Determined by DBV[7:0] x CABC Function		
	<b>v</b> 0		(Here means from WRDISBV)	CABC Function	(Here means DBV[7:0] from WRDISBV)		
			Determined by DBV[7:0]	Determined by	Determined by DBV[7:0] x CABC Function		
	0	1	(Here means from WRDISBV)	CABC Function	(Here means DBV[7:0] from WRDISBV)		
			Determined by DBV[7:0]	Determined by	Determined by DBV[7:0] x CABC Function		
	1 (	0	0	0	(Here means from WRDISBV)	CABC Function	(Here means DBV[7:0] from WRDISBV)
			Determined by LADC Expeties	Determined by	Determined by		
	1	1	1	Determined by LABC Function	CABC Function	LABC Function x CABC Function	



Writing the register DBV[7:0] (WRDISBV) in command address 5100h (51h for MIPI command address) is used o adjust the backlight brightness value when LABC function of the NT35510 is disabled (LABC function is disabled when register bit "A" is set as "0"). However, reading register DBV[7:0] (RDDISBV) from command address 5200h (52h for MIPI command address) is used to indicate the real PWM duty variation.

The register setting CMB[7:0] is used to limit the minimum PWM duty in order to prevent the backlight brightness too dark.

The register FORCE\_CABC\_DUTY[7:0] is used to perform a fixed PWM duty of CABC output while the register bit "FORCE\_CABC\_PWM" is set as "1".

The "Sleep-Out" is a flag in order to indicate the driver IC is in "Sleep-Out" mode. Here are listed some conditions when driver IC is in Sleep-In or Sleep-Out status.

Driver IC	Sleep-Out CABC		LABC	Dimming Functions for	Display Backlight
Status	Flag	Function	Function	CABC or LABC	Status
Sleep-In	0	Not Available	Not Available	Not Available	Turn-Off
Sleep-Out	1	Available	Available	Available	Controllable

The NT35510 provides one dimming function for CABC and LABC / Manual Brightness Control, and this dimming functions can be enabled / disabled by register bit DD as the following table.

Enable Co	ntrol for CABC Dimming Function	Enable Control for LABC Dimming Function				
"DD" = "0"	Disable Dimming Function of CABC	"DD" = "0"	Disable Dimming Function of LABC			
"DD" = "1"	Enable Dimming Function of CABC	"DD" = "1"	Enable Dimming Function of LABC			

In other words, the dimming functions of CABC and LABC can be enabled / disabled together by setting register


bit "DD".

#### Version 0.05



#### 5.22.2 Dimming Function for LABC and Manual Brightness Control

A dimming function (how fast to change the brightness from old to new level and what are brightness levels during the change) is used when changing from one brightness level to another. The dimming function curves for LABC and Manual Brightness Control can be configured the same or not the same in increment and decrement directions. The basic idea is described below.



#### Fig. 5.22.3 Basic Concept of Dimming Function

The NT35510 provides two types PWM duty dimming mechanism for LABC and manual brightness control. One is called "Fixed-Time Dimming", the other is called "Fixed-Slope Dimming". The dimming type can be selected by register bit "SEL\_IN" for rising dimming (increment dimming), and bit "SEL\_DE" for falling dimming (decrement dimming).

	SEL_IN	SEL_DE	Rising Dimming Type	Falling Dimming Type
N	o	0	Fixed-Time Dimming	Fixed-Time Dimming
	O		Fixed-Time Dimming	Fixed-Slope Dimming
U	1	0	Fixed-Slope Dimming	Fixed-Time Dimming
	1	1	Fixed-Slope Dimming	Fixed-Slope Dimming



# Fixed-Time Dimming Type

The total dimming steps and each step time can be set by registers DMSTP\_L[2:0], DM\_IN[3:0], and DM\_DE[3:0], respectively. These three registers can determine some characteristics of dimming curves. The **Fig. 5.22.4** illustrates the "Fixed-Time" dimming curves. The unit of registers DM\_IN[3:0] and DM\_DE[3:0] is "frame(s) per step". The unit of register DMSTP\_L[2:0] is "step(s)"


#### For Example:

If register bits "SEL\_IN" = "0" (Fixed-Time dimming for rising dimming), another register bit "SEL\_DE" = "1" (Fixed-Slope dimming for falling dimming), and

DM\_IN[3:0] is set as 0x07 (means 8 frames time for each step)

DMSTP\_L[2:0] is set as 0x01 (means total dimming steps is 4 steps)

So the total dimming time of "rising dimming" is 32-frames time length (8 frames x 4).



#### Version 0.05



# Fixed-Slope Dimming Type

The increasing / decreasing PWM duty and each step time can be set by register STEP\_IN[3:0], STEP\_DE[3:0], DM\_IN[3:0], and DM\_DE[3:0], respectively. These three registers can determine some characteristics of dimming curves. The **Fig. 5.22.5** illustrates the "Fixed-Slope" dimming curves. The unit of registers STEP\_IN[3:0] and STEP\_DE [3:0] is "duty ratio" (FFh is 100%, and 00h is 0%). The unit of register DM\_IN[3:0] and DM\_DE[3:0] is "frame(s) per step".

#### For Example:

If register bits "SEL\_IN" = "0" (Fixed-Time dimming for rising dimming), another register bit "SEL\_DE" = "1" (Fixed-Slope dimming for falling dimming), and

DM\_DE[3:0] is set as 0x02 (means 3 frames time for each step)

STEP\_DE[3:0] is set as 0x05 (means PWM decrement is 5)

When present PWM duty is 0x64 (100 in decimal), target PWM duty is 0x14 (20 in decimal), so the total dimming steps will be:

Total dimming steps = (Present PWM Duty - Target PWM duty) / (PWM decrement)

= 16 steps

So total dimming time for falling dimming is 48 frames (16 Steps x 3)




Fig. 5.22.5 Fixed-Slope Dimming Curve for LEDPWM

#### Version 0.05



#### 5.22.3 Dimming Function for CABC and Force PWM Function

The NT35510 provides "Fixed-Time" and "Fixed-Slope" dimming function for CABC and Force PWM Function. The "Fixed-Slope" dimming for all CABC mode and the "Fixed-Time" dimming for CABC Off-Mode/UI-Mode use the same registers as LABC for setting (refer to **Fig. 5.22.5** and **Fig. 5.22.4**). The **Fig. 5.22.6** and **Fig. 5.22.7** illustrate the "Fixed-Time" dimming curves for CABC Still-Mode and Moving-Mode respectively.

Dimming Type	CABC Mode	Registers for Rising Dimming Setting	Registers for Falling Dimming Setting				
Fixed-Slope	All Modes	STEP_IN[3:0] and DM_IN[3:0]	STEP_DE[3:0] and DM_DE[3:0]				
Fixed-Time	Off-Mode	DMSTP_L[2:0] and DM_IN[3:0]	DMSTP_L[2:0] and DM_DE[3:0]				
Fixed-Time	UI-Mode	DMSTP_L[2:0] and DM_IN[3:0]	DMSTP_L[2:0] and DM_DE[3:0]				
Fixed-Time	Still-Mode	DIM_STEP_STILL[2:0] and DM_IN[3:0]	DIM_STEP_STILL[2:0] and DM_IN[3:0]				
Fixed-Time	Moving-Mode	DIM_STEP_MOV[2:0] and DM_IN[3:0]	DIM_STEP_MOV[2:0] and DM_IN[3:0]				





Fig. 5.22.6 Dimming Mechanism in CABC Still-Mode





# 10/18/2010

#### Version 0.05



#### 5.22.4 PWM Signal Setting for CABC and LABC

The registers PWMDIV[7:0] and PWM\_DUTY\_OFFSET[4:0] can change the frequency and duty compensation of the PWM signal. The PWM operation frequency "FOSC" is "not" the real PWM frequency, the "FOSC" is used to provide clock source for the internal PWM circuit. Two PWM operation frequency can be chosen by setting register "PWMF", and the real PWM frequency can be quickly estimated by the bellow formula.

PWMF Setting	PWM Operation Frequency (FOSC)	Real PWM Frequency of LEDPWM
0	5 MHz	$PWM Frequency = \frac{5 \text{ MHz}}{256 \times PWMDIV[7:0]}$
1	10 MHz	$PWM Frequency = \frac{10 \text{ MHz}}{256 \times PWMDIV[7:0]}$
	" = 0x0F, and "PWMF" = "1", then 10 MHz 10 M	IHz COURTER IN THE
In this condition, wh	$= \frac{1}{256 \times \text{PWMDIV}[7:0]} = \frac{1}{256}$ then PWM duty is estimated as "4" (1)	Reading the register "DBV[7:0]" = 03h from RDDISBV
PWM Duty Time PWM Non - Duty	$256  2.60 \text{ KHz}$ $Time = \frac{(256 - 4)}{256} \times \frac{1}{2.60 \text{ KHz}}$	s shown in below. = 378.6 μ sec
PWM Signal of LEDPWM Pin	Duty Time = 6.0 µsec	Duty Time = 6.0 μsec Time = 378.6 μsec
<u>م</u> ل	т	Time

The same, when PWM frequency is 2.60 KHz, and PWM duty of LEDPWM is 256 (Reading the register "DBV[7:0]" = FFh from RDDISBV), then the duty time can be estimated as shown in below.

PWM Duty Time = 
$$\frac{256}{256} \times \frac{1}{2.60 \text{ KHz}} = 384.6 \, \mu \text{sec}$$


10/18/2010

#### Version 0.05




Because the external LED driver needs some stable time to drive the LED backlight, this necessary stable time will reduce the effective PWM duty period, so the PWM\_DUTY\_OFFSET[4:0] is used to compensate effective PWM duty.

An example is shown in **Fig. 5.22.8**. When PWM duty of LEDPWM signal is 60%, the backlight brightness should be 60% of original. But user may find that the backlight brightness is 57% of original. So user can set PWM\_DUTY\_OFFSET[4:0] and let the backlight brightness becomes 60% of original.



NOTE: The rising time (Tr) and falling time (Tf) of the "LEDPWM" signal are stipulated to be equal to or less than 15ns when maximum load is 30pF.



#### 10/18/2010

#### Version 0.05



# 5.22.5 Content Adaptive Brightness Control (CABC)

A Content Adaptive Brightness Control (CABC) function can be used to reduce the power consumption of the luminance source. Content adaptation means that content grey level scale can be increased while simultaneously decreasing brightness of the backlight to achieve same perceived brightness. The adjusted grey level scale and thus the power consumption reduction depend on the content of the image. The NOVATek CABC algorithm can adjust the brightness of each gray level without changing the original image contents.

The NOVATek CABC function provides four operation modes, and these modes can be selected by the register 5500h. See command "Write Content Adaptive Brightness Control (5500h)" (bit C[1:0]) for more information. These four modes are described as below.

#### - Off Mode

Content Adaptive Brightness Control functionality is completely turn-off. In this mode, the NT35510 will use the original Gamma 2.2 registers setting for display. And if the function of "forced PWM duty" is turn-off (i.e. "FORCE\_CABC\_PWM" is set as "0"), the brightness ratio of CABC is 100% ("RDPWM[7:0]" = FFh).

#### - UI [User interface] Image Mode (UI-Mode)

This mode is applied to optimize for UI image. It is kept image quality as much as possible. Target power consumption reduction ratio is 10% or less. NT35510 provides flexible configuration for UI-Mode by setting the registers CABC\_UI\_PWM0[7:0] ~ CABC\_UI\_PWM3[7:0] to setting prefer brightness.

#### - Still Picture Mode (Still-Mode)

This mode is used to gain a better display quality for still picture. Some image quality degradation would be acceptable. Ideal power consumption reduction ratio is more than 30%. The NT35510 will automatically estimate a better gamma setting and PWM duty based on different image contents, so the reduction ratio of the power consumption of backlight is not a constant ratio, this ratio will vary between 10% ~ 40% with different image contents.

#### - Moving Image Mode (Moving-Mode)

User can select this mode to keep the moving image quality and reduce the power consumption of backlight. It is focused on the biggest power reduction with image quality degradation. Idea power consumption reduction ratio is more than 30%.

#### 10/18/2010


246

#### Version 0.05



# 5.22.6 Ambient Light Sensor and Automatic Brightness Control (LABC)

The LABC function of NT35510, includes several function blocks and illustrated in below diagram.



# Fig. 5.22.9 LABC Architecture


#### 10/18/2010

#### Version 0.05



#### 5.22.6.1 50/60HZ FLICKER REMOVAL

Ambient Light from Front Side is measuring white spectrum. These measured values are used as an input for "50/60 Hz flicker removal" block. "50/60 Hz flicker removal" block converts sensor values from analog to a digital if needed. Same block is for filtering external light source flicker (e.g. 50Hz and 60 Hz), which maybe present in ambient light source measurements. This functionality is possible to implement with e.g. an averaging filter, 10 samples with 220Hz sampling frequency. These samples are pipelined so that the oldest value is dropped out when a new value is entered (First In- First Out queue). Sampling of ambient light is started after receiving "Write CTRL Display (5300h)" command with applicable parameters. First averaged value is outputted for 500ms. It is copied to all registers for median filter.



#### 10/18/2010

#### Version 0.05




#### 5.22.6.2 LIGHT GUIDE COMPENSATION

Filtered luminance value is inputted into "Apply calibration and light guide compensation" block. "Apply calibration and light guide compensation" block is to calibrate measured luminance and to compensate variation of light guide which is covered on the ambient light sensor. Compensated luminance value can be read by the user (16 bit value, see chapters: "Read MSBs of FSV Value (5A00h)" and Read LSBs of FSV Value (5B00h)" without a delay at any time. This doesn't apply 120ms for SW / HW reset wait time and 500 ms for activated Ambient light sensing with "Write CTRL Display (5300h)" command after power on sequence. First measurement is started after the command. This means that display module must apply flicker removal, calibration and compensation into measured values within 500 ms after the activation. 500ms is the maximum sampling time of the ambient light (the same meaning as median filter input). Output is applied flicker removal, calibration and compensation.

#### 5.22.6.3 MEDIAN FILTER

Filtered luminance value is inputted into "Apply calibration and light guide compensation" block. "Apply calibration and light guide compensation" block is to calibrate measured luminance and to compensate variation of light guide which is covered on the ambient light sensor. Compensated luminance value can be read by the user (16 bit value, see chapters: "Read MSBs of FSV Value (5A00h)" and Read LSBs of FSV Value (5B00h)" without a delay at any time. This doesn't apply 120ms for SW / HW reset wait time and 500 ms for activated Ambient light sensing with "Write CTRL Display (5300h)" command after power on sequence. First measurement is started after the command. This means that display module must apply flicker removal, calibration and compensation into measured values within 500 ms after the activation. 500ms is the maximum sampling time of the ambient light (the same meaning as median filter input). Output is applied flicker removal, calibration and compensation.



#### 10/18/2010

#### Version 0.05

# NØVATEK

Time	Read Luminance Value (0 – 65535)	Time	Read Luminance Value (0 – 65535)
n	40960	n+8	53760
n+1	30720	n+9	40960
n+2	64000	n+10	38400
n+3	32768	n+11	51200
n+4	62720	n+12	47360
n+5	47360	n+13	51200
n+6	51200	n+14	58880
n+7	58880	n+15	53760

#### Luminance values of this example are defined on the following table.

Queues (Read Luminance Values) of this example are defined below.

	An Example: Read Queued Luminance Values													
	Time /		Values of Queue											
	Queue	1st	2nd	3rd	4th	5th	6th	7th	8th	9th	10th	11th	12th	13th
ſ	n+6	40960	30720	64000	32768	62720	47360	51200	58880	53760	40960	38400	51200	47360
	n+7	30720	64000	32768	62720	47360	51200	58880	53760	40960	38400	51200	47360	51200
5	n+8	64000	32768	62720	47360	51200	58880	53760	40960	38400	51200	47360	51200	58880
Ī	n+9	32768	627 <mark>2</mark> 0	47360	51200	58880	53760	40960	38400	51200	47360	51200	58880	53760

The median filter will sort these values (Read Luminance Values) in ascending order. Sorted example values are as fellows.

	An Example: Sorted Queued Luminance Values												
Time	Sorted Values in the Order of Magnitude												
Time	1st	2nd	3rd	4th	5th	6th	7th	8th	9th	10th	11th	12th	13th
n+6	30720	32768	38400	40960	40960	47360	47360	51200	51200	53760	58880	62720	64000
n+7	30720	32768	38400	40960	47360	47360	51200	51200	51200	53760	58880	62720	64000
n+8	32768	38400	40960	47360	47360	51200	51200	51200	53760	58880	58880	62720	64000
n+9	32768	38400	40960	47360	47360	51200	51200	51200	53760	53760	58880	58880	62720

The median filter selects one of those values based on order of magnitude. Selected value is the 7th value (values highlighted on the table).

#### 10/18/2010

#### Version 0.05



#### 5.22.6.4 HYTERESIS

Hysteresis defines when to change between brightness values. Different values are used to define increment and decrement limits. The user can program these steps, see "Write Hysteresis (5700h)", and "Write Profile Values for Display (5000h)".

For each step number "n", the following values are required:

- An 8-bit value (Vnn[7:0]) which sets the display brightness.
- A 16-bit value (Inn[15:0]) "increment step" value.

If the output value of the median filter is greater than the previous one, then the Inn values represent the transition from the step "n" to step "n + 1".

•A 16-bit value (Dnn[15:0]) "decrement step" value.


If the output value of the median filter is smaller than the previous one, then the Dnn values represent the transition from the step "n" to step "n + 1".

• An 4-bit value (Gnn[3:0]) "gamma curve select" value.

This uses 1-hot encoding to select which gamma curve will be used for each step

• Maximum step number (n) is 16.

The bellow diagram shows a graph of hysteresis input value vs. display backlight output for an arbitrary hysteresis curve. For this graph, step 12 is before the last step in the current profile, and so doesn't have any increment or decrement step values associated with it.



NOTE: For the last step both increment and decrement values are set to 65535 (FFFFh). E.g. D13 and I13 are set to 65535 (FFFFh) in the case of the below diagram.

10/18/2010

#### Version 0.05



This curve can be split into two separate cases, one for increasing input, and one for decreasing input. Once the hysteresis is known to be increasing or decreasing, the diagram shown in above can be separated into the two curves. Once the correct graph is chosen, it is relatively simple to go through each of the levels in turn, checking against the increment or decrement values as necessary. The following table is specified the relationship between each parameters and step number using 6 steps (6 increment and 6 decrement) for hysteresis 6.

Example: Relationship between each parameters, steps and hysteresis.

Step Number (n)	Increment Value (Inn)	Decrement Value (Dnn)	Display Brightness (Vnn)
1	3840 (F00h)	2560 (A00h)	20 (14h)
2	16896 (4200h)	14336 (3800h)	40 (28h)
3	25600 (6400h)	20480 (5000h)	80 (50h)
4	35840 (8C00h)	33280 (8200h)	130 (82h)
5	48896 (BF00h)	43776 (AB00h)	200 (C8h)
6	65535 (FFFFh)	65535 (FFFFh)	0
7	x	x	x
8	x	x	x
9	x	x	x
10	x	x	x
<b>П</b> 1	x	x	x
12	x	x	x
13	x	x	x
14	x	x	x
15	x	x	x
16	х	х	x


Step number of increment-value and decrement-value is 16 steps.

Don't care about the parameter values after "65535 (FFFFh)" of increment value and decrement value, e.g. "x" in the above table. The 16th increment and decrement values are always set to "65535 (FFFFh)" internally, if increment and decrement values before 16th parameters are less than "65535 (FFFFh)".

Once the hysteresis curve has been stored using the commands above, the flowchart is used to select the correct hysteresis level after getting median filter output as a reference. Supplier can decide the sequence.



Once the hysteresis curve has been stored using the commands above, the flowchart is used to select the correct hysteresis level after getting median filter output as a reference. Supplier can decide the sequence.



10/18/2010

#### Version 0.05





## 5.23 Column, 1-Dot, 2-Dot, 3-Dot and 4-Dot Inversion (VCOM DC Drive)

The NT35510, in addition to the frame-inversion liquid crystal drive, supports the column, 1–dot, 2-dot, 3-dot and 4-dot inversion driving methods to invert the polarity of liquid crystal. The column, 1–dot, 2-dot, 3-dot and 4-dot inversion can provide a solution for improving display quality.

In determining the inversion drive for the inversion cycle, check the quality of display on the liquid crystal panel. Note that setting 1-dot inversion will raise the frequency of the liquid crystal polarity inversion and increase the charging/discharging current on liquid crystal cells.

10/18/2010

Version 0.05



# **6 COMMAND DESCRIPTIONS**

## 6.1 User Command Set

					Table									
Instruction	АСТ	R/W		dress			1	ramete						Function
			MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
NOP	Dir	W	00h	0000h		No Ar	gument	(0000h	n MDDI	I/F)				No Operation
SWRESET	Cnd1	W	01h	0100h		No Ar	gument	(0000h i	n MDDI	I/F)	1			Software reset
				0400h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	Read display ID
RDDID	Dir	R	04h	0401h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	
				0402h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	1
RDNUMPE	Dir	R	05h	х	Х	P7	P6	P5	P4	P3	P2	P1	P0	Read No. of the Errors on DSI only
RDDPM	Dir	R	0Ah	0A00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Power Mode
RDDMADCTL	Dir	R	0Bh	0B00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display MADCTR
RDDCOLMOD	Dir	R	0Ch	0C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Pixel Format
RDDIM	Dir	R	0Dh	0D00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Image Mode
RDDSM	Dir	R	0Eh	0E00h	00h	D7	D6	D5	D4	D3	D2	D1	DO	Read Display Signal Mode
RDDSDR	Dir	R	0Fh	0F00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Self-diagnostic result
SLPIN	DVS	W	10h	1000h		No Ar	gument	(0000h	n MDDI	I/F) 🔰		_		Sleep in & booster off
SLPOUT	Dir	W	11h	1100h		No Ar	gument	(0000h	n MDDI	I/F)	-			Sleep out & booster on
PTLON	DVS	W	12h	1200h		No Ar	gument	(0000h i	n MDDI	I/F)	$\overline{\mathbf{a}}$		11 15	Partial mode on
NORON	DVS	W	13h	1300h		No Ar	gument	(0000h	n MDDI	1/F)			)	Partial off (Normal)
INVOFF	DVS	W	20h	2000h		No Ar	gument	(0000h i	n MDDI	I/F)	$\sim$	-		Display inversion off (normal)
INVON	DVS	W	21h	2100h		No Ar	gument	<mark>(0000h</mark> i	n MDDI	I/F)				Display inversion on
ALLPOFF	DVS	w	22h	2200h		No Ar	gument	(0000h	n MDDI	I/F)				All pixel off (black)
ALLPON	DVS	w	23h	2300h		No Ar	gument	(0000h	n MDDI	I/F)	1			All pixel on (white)
GAMSET	DVS	w	26h	2600h	00h	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	Gamma curve select
DISPOFF	DVS	W	28h	2800h		No Ar	gument	(0000h	n MDDI	I/F)				Display off
DISPON	DVS	W	29h	2900h		No Ar	gument	(0000h	n MDDI	I/F)	1			Display on
				2A00h	00h	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	Column address set XS[15:0]: column start address
CASET	Dir	w	2Ah	2A01h	00h	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	XE[15:0]: column end address
ONGET	Dii		27.01	2A02h	00h	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	
				2A03h	00h	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	
				2B00h	00h	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	Row address set YS[15:0]: row start address
RASET	Dir	w	2Bh	2B01h	00h	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	YE[15:0]: row end address
NAGE I	Dii	~~	2011	2B02h	00h	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	
				2B03h	00h	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	
RAMWR	Dir	w	2Ch	х	х	D7	D6	D5	D4	D3	D2	D1	D0	Memory write
RAMRD	Dir	R	2Eh	2E00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Memory read
				3000h	00h	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	Partial start/end address set PSL[15:0]: partial start address
PTLAR	DVS	w	30h	3001h	00h	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	PEL[15:0]: partial end address
FILAR	013	vv	3011	3002h	00h	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	
				3003h	00h	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0	
TEOFF	DVS	W	34h	3400h		No Ar	gument	(0000h	n MDDI	I/F)				Tearing effect line off
TEON	DVS	w	35h	3500h	00h	-	-	-	-	-	-	-	М	Tearing effect mode set & on
MADCTL	Cnd2	W	36h	3600h	00h	MY	МХ	MV	ML	RGB	мн	RSMX	RSMY	Memory data access control
IDMOFF	DVS	W	38h	3800h		No Ar	gument	(0000h i	n MDDI	I/F)				Idle mode off
IDMON	DVS	w	39h	3900h		No Ar	gument	(0000h i	n MDDI	I/F)				Idle mode on

#### 10/18/2010

## Version 0.05



# PRELIMINARY

					Table 6.1.1 U	Jser	Jomn	nana	Set (	Cont	inuea	<i>y</i>		
Instruction	АСТ	R/W	Ad	dress			Pa	ramete	r					Function
mstruction	701	10.00	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
COLMOD	Dir	w	3Ah	3A00h	00h	VIPF3	VIPF2	VIPF1	VIPF0	IFPF3	IFPF2	IFPF1	IFPF0	Interface pixel format
RAMWRC	Dir	w	3Ch	3C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Memory write Continue
RAMRDC	Dir	R	3Eh	3C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Memory read Continue
STESL	DVS	w	44h	4400h	00h	N15	N14	N13	N12	N11	N10	N9	N8	Set tearing effect scan line
STESL	DVS	vv	4411	4401h	00h	N7	N6	N5	N4	N3	N2	N1	N0	
GSL	Dir	R	45h	4500h	00h	N15	N14	N13	N12	N11	N10	N9	N8	Get scan line
GOL	DII	ĸ	4511	4501h	00h	N7	N6	N5	N4	N3	N2	N1	N0	
DSTBON	DVS	w	4Fh	4F00h	00h	0	0	0	0	0	0	0	DSTB	Deep standby mode on
				5000h	00h	V017	V016	V015	V014	V013	V012	V011	V010	Write profile value for display
				5001h	00h	V027	V026	V025	V024	V023	V022	V021	V020	
WRPFD	DVS	w	50h	:	:	:	:	:	:	:	:	1		
				500Eh	00h	V157	V156	V155	V154	V153	V152	V151	V150	
				500Fh	00h	V167	V166	V165	V164	V163	V162	V161	V160	V
WRDISBV	DVS	w	51h	5100h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	Write display brightness
RDDISBV	Dir	R	52h	5200h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	Read display brightness value
WRCTRLD	DVS	w	53h	5300h	00h	0	0	BCTRL	A	DD	BL	DB	G	Write control display
RDCTRLD	Dir	R	54h	5400h	00h	0	0	BCTRL	A	DD	BL	DB	G	Read control display value
WRCABC	DVS	w	55h	5500h	00h	Г	0	0	0	0	0	<b>C</b> 1	C0	Write CABC mode
RDCABC	Dir	R	56h	5600h	00h	0	0	0	0	0	0	C1	C0	Read CABC mode
		5	5	5700h	00h	1017	1016	1015	1014	1013	1012	1011	1010	Write hysteresis
	~			5701h	OOh	1027	1026	1025	1024	1023	1022	1021	1020	
.6	$\langle \rangle \langle$	111	$\geq$				$\mathcal{N}$	Л	N	:	:	:	:	
	$N \times$	NI		570Eh	00h	1157	1156	1155	l154	l153	1152	1151	I150	
	J.			570Fh	ooh	1167	1166	I165	l164	I163	1162	1161	I160	
WRHYSTE	DVS	W	57h	5710h	00h	D017	D016	D015	D014	D013	D012	D011	D010	
N				5711h	00h	D027	D026	D025	D024	D023	D022	D021	D020	
				2		:	:	:		:	:	:	:	
				571Eh	00h	D157	D156	D155	D154	D153	D152	D151	D150	
				571Fh	00h	D167	D166	D165	D164	D163	D162	D161	D160	
				5800h	00h	G023	G022	G021	G020	G013	G012	G011	G010	Write gamma setting
				5801h	00h	G043	G042	G041	G040	G033	G032	G031	G030	
WRGAMMSET	DVS	w	58h			:	:	:		:	:	:	:	
				5806h	00h	G143	G142	G141	G140	G133	G132	G131	G130	
				5807h	00h	G163	G162	G161	G160	G153	G152	G151	G150	
RDFSVM	Dir	R	5Ah	5A00h	00h	FSV15	FSV14	FSV13	FSV12		FSV10	FSV9	FSV8	Read FS value MSBs
RDFSVL	Dir	R	5Bh	5B00h	00h	FSV7	FSV6	FSV5		FSV3	FSV2	FSV1	FSV0	Read FS value LSBs
RDMFFSVM	Dir	R	5Ch	5C00h	00h	FFSV15	FFSV14	FFSV13	FFSV12	FFSV11	FFSV10	FFSV9	FFSV8	Read median filter FS value MSBs
RDMFFSVL	Dir	R	5Dh	5D00h	00h	FFSV7	FFSV6	FFSV5	FFSV4	FFSV3	FFSV2	FFSV1	FFSV0	Read median filter FS value LSBs
WRCABCMB	DVS	w	5Eh	5E00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	Write CABC minimum brightness
RDCABCMB	Dir	R	5Fh	5F00h	00h	CMB7		CMB5		CMB3	CMB2	CMB1		Read CABC minimum brightness

## Table 6.1.1 User Command Set (Continued)

### 10/18/2010

## Version 0.05



# PRELIMINARY

h <del></del>			-		Table 6.1.1 U	ser (	Jomn	nand	3et (	Cont	nuea	<i>y</i>		
Instruction	АСТ	R/W	Ad	dress			Pa	ramete	r				I	Function
			MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
WRLSCC	DVS	w	65h	6500h	00h	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC8	Write light sensor compensation
WINESCO	003	~~	0.011	6501h	00h	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0	coefficient
RDLSCCM	Dir	R	66h	6600h	00h	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC8	Read LSCC value MSBs
RDLSCCL	Dir	R	67h	6700h	00h	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0	Read LSCC value LSBs
RDBWLB	Dir	R	70h	7000h	00h	Bkx1	Bkx0	Bky1	Bky0	Wx1	Wx0	Wy1	Wy0	Read Black/White low bit
RDBkx	Dir	R	71h	7100h	00h	Bkx9	Bkx8	Bkx7	Bkx6	Bkx5	Bkx4	Bkx3	Bkx2	Read Bkx
RDBky	Dir	R	72h	7200h	00h	Bky9	Bky8	Bky7	Bky6	Bky5	Bky4	Bky3	Bky2	Read Bky
RDWx	Dir	R	73h	7300h	00h	Wx9	Wx8	Wx7	Wx6	Wx5	Wx4	Wx3	Wx2	Read Wx
RDWy	Dir	R	74h	7400h	00h	Wy9	Wy8	Wy7	Wy6	Wy5	Wy4	Wy3	Wy2	Read Wy
RDRGLB	Dir	R	75h	7500h	00h	Rx1	Rx0	Ry1	Ry0	Gx1	Gx0	Gy1	Gy0	Read Red/Green low bit
RDRx	Dir	R	76h	7600h	00h	Rx9	Rx8	Rx7	Rx6	Rx5	Rx4	Rx3	Rx2	Read Rx
RDRy	Dir	R	77h	7700h	00h	Ry9	Ry8	Ry7	Ry6	Ry5	Ry4	Ry3	Ry2	Read Ry
RDGx	Dir	R	78h	7800h	00h	Gx9	Gx8	Gx7	Gx6	Gx5	Gx4	Gx3	Gx2	Read Gx
RDGy	Dir	R	79h	7900h	00h	Gy9	Gy8	Gy7	Gy6	Gy5	Gy4	Gy3	Gy2	Read Gy
RDBALB	Dir	R	7Ah	7A00h	00h	Bx1	Bx0	By1	By0	Ax1	Ax0	Ay1	Ay0	Read Blue/AColor low bit
RDBx	Dir	R	7Bh	7B00h	00h	Bx9	Bx8	Bx7	Bx6	Bx5	Bx4	Bx3	Bx2	Read Bx
RDBy	Dir	R	7Ch	7C00h	00h	By9	By8	By7	By6	By5	By4	By3	By2	Read By
RDAx	Dir	R	7Dh	7D00h	00h	Ax9	Ax8	Ax7	Ax6	Ax5	Ax4	АхЗ	Ax2	Read Ax
RDAy	Dir	R	7Eh	7E00h	00h	Ay9	Ay8	Ay7	Ay6	Ay5	Ay4	Ay3	Ay2	Read Ay
		- 6	5	A100h	00h	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	Read DDB start
	~			A101h	00h	SID15	SID14	SID13	SID12	SID11	SID10	SID9	SID8	
RDDDBS	Dir	R	A1h	A102h	00h	MID7	MID6	MID5	MID4	MID3	MID2	MID1	MID0	
$\langle N    $	$N \times$	<b>N</b>		A103h	00h	MID15	MID14	MID13	MID12	MID11	MID10	MID9	MID8	
$J \  A$	ノ	~		A104h	OOh	1	1	1	1	1	1	1	1	
			0	A800h	00h	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	Read DDB continue
V				A801h	00h	SID15	SID14	SID13	SID12	SID11	SID10	SID9	SID8	
RDDDBC	Dir	R	A8h	A802h	00h	MID7	MID6	MID5	MID4	MID3	MID2	MID1	MID0	
				A803h	00h	MID15	MID14	MID13	MID12	MID11	MID10	MID9	MID8	
				A804h	00h	1	1	1	1	1	1	1	1	
RDFCS	Dir	R	AAh	AA00h	00h	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0	Read first checksum
RDCCS	Dir	R	AFh	AF00h	00h	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0	Read continue checksum
RDID1	Dir	R	DAh	DA00h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	Read ID1
RDID2	Dir	R	DBh	DB00h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	Read ID2
RDID3	Dir	R	DCh	DC00h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	Read ID3

## Table 6.1.1 User Command Set (Continued)



Notes:

1. The following description is indicates the executing time of instructions.

No.	Symbol	Executing Time
1	Dir (Direct)	At the received a completed instruction and parameter
2	DVS (Display Vertical Sync.)	Synchronized with the next frame
3	DHS (Display Horizontal Sync.)	Synchronized with the next line
4	Cnd1 (By Conditional 1)	StateExecuting timeWhen Sleep InDirOtherDHS
5	Cnd2 (By Conditional 2)	State         Executing time           B7, B6, B5         Dir           B4, B3, B2, B1, B0         DV\$

- 2. In MIPI interface, parameters of the command are stores onto registers when the last parameter of the command has been received. Also, parameters of the command are not stored onto registers if there has been happen a break. See more information on the section "5.6 DATA TRANSFER RECOVERY". This note is valid when a number of the parameters is equal or less than 32 (In case of other interfaces, parameters of command 2A00h~2A03h are stored on relative registers while command 2A00h~2A03h are executed completely and same for command 2B00h~2B03h, 3000h~3003h and 4000h~4001h).
- 3. When using the commands without parameter (No Argument) in MDDI interface, a dummy parameter must be followed after command address. For example, command SPLOUT can be executed as 0x11 only in MIPI, MPU and SPI interfaces but should be executed as 0x1100 + 0x0000 in MDDI interface.

#### 10/18/2010

#### Version 0.05



## NOP (0000h)

Inst / Para	R/W	Add	ress				Parame	ter				
11131 / Fala	N/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
NOP	Write	00h	0000h		No A	Argumer	nt (0000	h in MD	DI I/F)			
)TE: "-" Don't car	e											
Description	Howev data r	ver it car ead cont	n be used inue as d	y command. It does n I to terminate RAM da lescribed in RAMWR e) and RAMRDC (Me	ata write (Memo	e, RAM ry Write	data rea ), RAM	ad, RAM RD (Me	1 data w mory Re	ead), RA	MWRC	
Restriction	-											
Register Availability	1	Normal N Partial N	<i>l</i> lode On, lode On, lode On,	Status Idle Mode Off, Sleep Idle Mode On, Sleep Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In	o Out Out			Av	ailability Yes Yes Yes Yes Yes			
Default Flow Chart			S	Status On Sequence W Reset W Reset			3	Defa	ult Valu N/A N/A N/A	le		

## 10/18/2010

#### Version 0.05



## SWRESET: Software Reset (0100h)

Inst / Para	R/W	Add	ress				Parame	ter				
11151 / Fala	r./vv	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
SWRESET	Write	01h	0100h		No /	Argumer	nt (0000	h in MD	DI I/F)			
OTE: "-" Don't car	е											
	When	the Sof	tware Re	set command is writt	en, it c	auses a	softwa	re reset	. It rese	ts the c	omman	ds and
Description	-			/ Reset default values	s. (See	default	ables ir	n each c	comman	d descr	iption)	
Decemption				mediately.			,					
				ory content is kept or								
			-	vait 5msec before ser ds all display supplie	-			-				mean
Restriction				plied during Sleep Ou		-			-		-	
Rectinetion		Out con			it mouo	,	0 110000		Valenz			
				and cannot be sent du	iring Sl	eep Out	sequen	ce.	N $N$		Dr	
							21					
				Status		7/7	111	Av	ailability	/		
		Normal I	Mode On	, Idle Mode Off, Sleep	Out				Yes	3		
Register				, Idle Mode On, Sleep					Yes			
Availability		Partial N	/lode On,	Idle Mode Off, Sleep	Out	2		11	Yes			
		Partial N	/lode On,	Idle Mode On, Sleep	Out				Yes			
			<u> &gt; \/{</u>	Sleep In				$\bigcup$	Yes			
		11			$n \mid n$		$\mathcal{O}$					
						$\bigcirc$						
		<u> </u>		Status	バビ			Defa	ault Valu	ie		
Default			Power	On Sequence					N/A			
Delault		n ((	s	W Reset					N/A			
	1		Н	W Reset					N/A			
U III		A										
								r — —				
			Г					į	Leger	nd i		
			L	SWRESET(01h)			Host		-	$\sim$		
						••••••		· · / _ · ·				
				Display whole			Driver	ιĽ	Comma			
				blank screen	)			¦/ī	Parame	ter 7		
								<u>ز</u> ک		¦		
Flow Chart				Set	<b>`</b>				Displa	ıy )		
				Command	$\mathbf{i}$					$\equiv$		
			$\langle$	to S/W Default	>			_i<	Actio	<u>`</u> >¦		
			$\mathbf{i}$	Value				$\frac{1}{2}$	Mode			
			~	•						$\leq$		
				Sloop In Made					Sequer			
				Sleep In Mode	)				transf	er!		
			$\sim$		/							

10/18/2010

## Version 0.05



## RDDID: Read Display ID (0400h~0402h)

Inst / Para	R/W	Add	ress			I	Parame	ter				
ilist / Pala	r///	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
			0400h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10
RDDID	Read	04h	0401h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20
			0402h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30
IOTE: "-" Don't car	e		-									
Description	The 1 <sup>s</sup> The 2 <sup>t</sup> The 3 <sup>t</sup> <i>Note:</i>	<sup>st</sup> param <sup>nd</sup> param <sup>rd</sup> param <i>Comma</i>	eter (ID1 eter (ID2 eter (ID3	24-bit display identific ): the module's manu 2): the module/driver ): the module/driver I <i>D1/2/3 (DAh, DBh, I</i> tively.	ifacture version D.	ID. ID.		pond to	the pai	rameter	1, 2, 3	of th
Restriction	-		<i>,</i>				0	2	<del>// //</del>	<u></u>		
Register Availability		Normal N Partial N	Mode On Iode On, Iode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	p Out o Out			Av	ailability Yes Yes Yes Yes Yes			
Default			S	Status On Sequence /W Reset /W Reset	<u>ار</u>	MTP MTP	er MTP Values Values Values	ID1 ID1	l=00h, l l=00h, l	ie Ifore MT D2=80h D2=80h D2=80h	, ID3=00 , ID3=00	Oh
Flow Chart				RDDID(04h) Ind 1 <sup>st</sup> Parameter ID1[7:0] ID2[7:0] ID2[7:0] ID3[7:0]	7 7 7	]	Host Driver		Legen ommar aramet Display Action Mode equent transfe			

## 10/18/2010

## Version 0.05



Inst / Para	R/W	Add	ress				Parame	ter				
inst / Para	K/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDNUMED	Read	05h	Х	Х	P7	P6	P5	P4	P3	P2	P1	PO
OTE: "-" Don't car	e											
Description	bits is P[60 P[7] is P[70 the firs See a	below. ] bits are s set to " ] bits are st param lso secti	e telling a 1" if there e set to "( neter infor on "Ackn	number of the parity number of the parity is overflow with P[6. )"s (as well as RDDS rmation (= The read f owledge with Error R for MIPI DSI only. It	errors. 0] bits. GM(0Eh) function Report (/	)'s D0 ai is comp AwER)"	re set "C bleted). and cor	)" at the nmand	same ti RDDSM	ime) afte		
Restriction	-							ッシ	N		0-	
Register Availability		Normal I Partial N	<u>Mode On</u> /lode On, /lode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In	p Out o Out				railability Yes Yes Yes Yes Yes			
Default				Status On Sequence W Reset W Reset	٦			Defa	ault Valu 00h 00h 00h	le		
Flow Chart		la		RDNUMED(05h) end 1 <sup>st</sup> Parameter P[7:0] = 00h DDSM(0Eh)'s D0='0	7		Hos		Lege Comma Displa Actio Mode Sequer transf	and eter ay n n n ntia		

## RDNUMED: Read Number of Errors on DSI (0500h)

### 10/18/2010

## Version 0.05



Inst / Para	R/W	Add	dress				Parame	ter				
Inst / Para	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDPM	Read	0Ah	0A00h	00h	D7	D6	D5	D4	D3	D2	D1	D0
OTE: "-" Don't cai	re		-									
	This c	omman	d indicate	es the current status of	of the di	splay as	s describ	oed in th	ne table	below:		
	E	Bit		Description				Val				
				/oltage Status		Booster						
			Idle Mode			Idle Mo						
Description				ode On/Off						Mode (		
Description			Sleep In/							In Mode		
				lormal Mode On/Off					11 - 11	play No	rmal Off	
			Display C			= Displa			isplay is		UP-	
			Not Defin			to "0" (r		/		_		
	╘	00	Not Defin	eu	Set	to "0" (r	iot used		)			
Restriction	-				11C					3		
						V			alc	1		
				Status	10		n	Av	ailability			
		Normal	Mode On	, Idle Mode Off, Sleer	Out	6		11/1	Yes			
Register				, Idle Mode On, Sleep			5	$\bigcup$	Yes			
Availability		Partial	Mode On,	Idle Mode Off, Sleep	Out				Yes			
~ [		Partial	Mode On,	Idle Mode On, Sleep	Out	$\square$			Yes			
		<u>n l</u>		Sleep In	ノビ				Yes			
<u>/////////////////////////////////////</u>	J U	-										
		<u>~~ (t</u>	$ \rightarrow $	Status				Data		10		
$\mathbb{N}^{2}$			Power	On Sequence				Dela	ault Valu 08h	16		
Default		1991		S/W Reset		+			08h			
		₩ ~		I/W Reset		+			08h			
				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		1			5011			
								r 1		;		
								į Lo	egend			
			[	RDDPM(0Ah)				l		-1		
			l				Host		mmand			
				••••••••••••••••••••••••••••••••••••••			Driver			<u>_</u> !		
			7	Send 1 <sup>st</sup> Parameter	7	_		Par	ameter			
			$\sum$						ionlov	$\neg$		
Flow Chart									isplay	ノ		
								< A	ction	>!		
										<u>_</u> !		
									Node	ノ		
									quentia	$\sim$		
	1							سه ۱۱		1:		
									ansfer	∠¦		

#### **RDDPM: Read Display Power Mode (0A00h)**

#### 10/18/2010

## Version 0.05



Inst / Para	R/W	Ac	dress				Parame	ter				
llist / Pala	R/W	MIP	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	DO
RDDMADCTL	Read	0Bh	0B00h	00h	D7	D6	D5	D4	D3	D2	D1	DC
OTE: "-" Don't cai	re											
	This	comma	nd indicate	es the current status of	of the di	splay a	s descril	bed in th	ne table	below:		
		Bit		Description					Valu	-		
		D7		ress Order (MY)						Decrem		
		D6		Address Order (MX)						Decrem		
		D5		umn Exchange (MV)						//columr	- 11	nge
Description		D4	vertical re	efresh Order (ML)						Decrem	ient	
		D3	RGB-BGI	R Order				GB colo GR colo				2
		D2	Horizonta	al refresh Order (MH)						Decrem		
		D1		ontal (RSMX)		- 1 [				rizontal	-	
		D0	Flip vertic	cal (RSMY)		- 111	"0" = N	ormal, '	'1" = Ve	ertical flip	C	
Restriction	-				<u>, 11 17</u>	24						
Register Availability Default		Norma Partial	LMode On Mode On, Mode On, Power	Status , Idle Mode Off, Sleep , Idle Mode On, Sleep , Idle Mode On, Sleep , Idle Mode On, Sleep Sleep In Status on Sequence SW Reset	o Out o Out		S		ailability Yes Yes Yes Yes Yes ault Valu 00h 00h			
Flow Chart			 	RDDMADCTL(0Bh)	7		Host Driver		egend mmand rameter isplay Action Aode quentia ansfer	>		

#### RDDMADCTL: Read Display MADCTL (0B00h)

### 10/18/2010

## Version 0.05



RDDCOLMOD: R		. ,	dress	· /			Parame	ter				
Inst / Para	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDCOLMOD	Read	0Ch	0C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0
NOTE: "-" Don't car	e											
		1	d indicate	es the current status of	of the di	splay as	s describ	bed in th				
		Bit		Description					Valu	e		
		07	Not Defin	ied				0" (not u	/			
	D6 -	~ D4	RGB Inte	rface Color Format			"101" = "110" =		•		~	
Description							"111" =		•			
	E	D3	Not Defin	led			Set to "	0" (not u	used)			
			<b>•</b> • • •				"101" =				UL	
	D2 ·	~ D0   (	Control Ir	nterface Color Format	I		"110" = "111" =	18-bit / 24-bit /				
						2818			ישייק			
Restriction	-			<u> </u>						3		
						<u>v</u>			少下	2		
				Status				Av	ailability			
Register		_		, Idle Mode Off, Slee			$\mathbb{C}$		Yes			
Availability				, Idle Mode On, Slee , Idle Mode Off, Sleer			),		Yes Yes			
1				, Idle Mode On, Sleer					Yes			
				Sleep In	」し				Yes			
	L L											_
		- <del>~ (</del> (				<u> </u>						
			Dowo	Status r On Sequence				Deta	ault Valu 07h	ie		
Default		191		S/W Reset					07h			
		V		I/W Reset					07h			
						-						
					-			r	egend			
			<b>-</b>					_`				
				RDDCOLMOD(0Ch)			Host		mmand	li		
				••••••		г	Driver			<u>!</u>		
			[	Send 1 <sup>st</sup> Parameter	7	-		Par	ameter	_!		
									isplay	ן ר		
Flow Chart									ispiay	רן ר		
									ction	>¦		
									/lode	$\sum_{i=1}^{n}$		
									quentia	$\sim$		
									ansfer_	<u> </u>		
										I J		

#### **RDDCOLMOD: Read Display Pixel Format (0C00h)**

#### 10/18/2010

## Version 0.05



Inst / Para	R/W	Ad	ldress				Parame	ter				
inst / Para	K/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D
RDDIM	Read	0Dh	0D00h	00h	D7	D6	D5	D4	D3	D2	D1	D
OTE: "-" Don't ca	re											
	This c	commai	nd indicate	es the current status of	of the	display as	descril	oed in th	ne table	below:		
	E	Bit		Description				V	alue			
		07	Vertical S	Scrolling On/Off		Set to "0"	' (not us	ed)				
	E	06	Horizonta	al Scrolling On/Off		Set to "0"	' (not us	ed)				
	0	05	Inversion	On/Off		"1" = Inve	ersion C	n, "0" =	Inversi	on Off	1	
Description		04	All Pixel (	Dn		"1" = Whi	ite displ	ay, "0" =	= Norma	al display	x	
	0	03	All Pixel (	Off		"1" = Bla	ck displa	ay, "0" =	= Norma	ıl display	P	2
	D2	~ D0	Gamma (	Curve Selection		"000" = 0 "010" = 0						
	02	~ D0	Gamma	Surve Selection		"100" to "				U I		
Restriction				-	11					1		
Restriction									25			
				Status	$\overline{\forall}$	<u>U</u>			ailabilit			
		Norma		, Idle Mode Off, Slee	n Out				Yes			
Register			2111	, Idle Mode On, Slee			5		Yes			
Availability				Idle Mode Off, Sleep			J		Yes			
٢		11 1		Idle Mode On, Sleep					Yes			
			Node On,	Sleep In					Yes			
		0 -	6		<u> </u>				100			
	5		( $)$	Status				Defa	ault Valu	Je		
Default			Power	On Sequence					00h			
2010.011		$\ $	S	S/W Reset					00h			
		V	F	I/W Reset					00h			
					1				egend			
			_					1	- 0			
				RDDIM(0Dh)			Hoct					
							Host		mmand	¦		
			Г		7	L	Driver	Pa	rameter	7		
			/ 9	Send 1 <sup>st</sup> Parameter	/			i⁄		_ !		
Flow Chart				/				i ( d	isplay	)		
riow onan										$\sim$		
								$  \leq P$	Action	>¦		
									Node	$\supset$		
									$\sim$	$\sim$ 1		
									quentia ansfer	')		
								¦ ~"		<u>ک</u>		
								<u></u>		1		

## RDDIM: Read Display Image Mode (0D00h)

## 10/18/2010

## Version 0.05



Inct / Doro		Ado	dress				Parame	ter				
Inst / Para	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D
RDDSM	Read	0Eh	0E00h	00h	D7	D6	D5	D4	D3	D2	D1	D
OTE: "-" Don't car	е											
	This c	omman	d indicate	s the current status of	of the di	splay as	s descrit	oed in th	ne table	below:		
	E	Bit		Description					Value			
				ffect Line On/Off		-	On, "0"					
			, i i i i i i i i i i i i i i i i i i i	ffect Line Mode			Mode 2					
				I Sync. (HS, RGB I/F	,					bit is "0"		
Description				ync. (VS, RGB I/F)O						bit is "0"		
				ck (PCLK, RGB I/F)C						PCLK li		5
				ble (DE, RGB I/F)On	/Off	-			<u> </u>	bit is "0"		
			Not Defin				:o "0" (n					
		÷	Error on I	-			Error, "	~~~				
	Note:	Bit D5 t	to D2 indi	cate current status of	the line	s when	this con	nmand	has bee	n sent.		
Restriction	-							0	<del>3</del> 16	-		
					121		n	11	24			
			<u></u>	Status	V	- (	a ll	Av	ailability			
Register				, Idle Mode Off, Slee					Yes			
Availability				Idle Mode On, Slee					Yes			
				Idle Mode Off, Sleep					Yes			
		Partial		Idle Mode On, Sleep	Out				Yes			
	14			Sleep In					Yes			
		<u>n ((</u>	$\frown$									
	l li			Status				Defa	ault Valu	le		
Default			Power	On Sequence					00h			
Dolaal		Ű –		W Reset					00h			
			H	/W Reset					00h			
								[	egend			
								į	eyenu			
			Ľ	RDDSM(0Eh)						7:		
					-		Host	Co	mmand	_i		
			~		7	C	Driver		rameter	γ		
			/ 9	Send 1 <sup>st</sup> Parameter	/				amotor	∠ ¦ _		
Flow Chart				/					isplay	$\sum$		
Flow Chart												
								i < _^	ction	>¦		
									Node			
									quentia	$\sum$		
								i 🖯 "	ansfer	≤¦		
								L		1		

## RDDSM: Read Display Signal Mode (0E00h)

### 10/18/2010

#### Version 0.05



Inst / Para	R/W	Ad	dress				Parame	ter				
Inst / Para	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDSDR	Read	0Fh	0F00h	00h	D7	D6	D5	D4	D3	D2	D1	D0
OTE: "-" Don't car	e											
	This c	ommar	nd indicate	es the current status of	of the dis	splay as	descril	oed in th	ne table	below:		
	E	Bit		Description		_			Value			
			-	Loading Detection		_						
		06		ality Detection		See	section	5.15				
		-		chment Detection		_				~	Π	
Description		04		lass Break Detection		0.11	"OII (	( I)	-	a IN		
			Not Defin					ot used)				
		02	Not Defin			-		ot used)				
		D1	Not Defin	ed				ot used)	~~~			
		00	Checksur	ns Comparison					the san			
Restriction										Same		
Restriction	-					<u> </u>		15	שור	>		
				Status					ailability			1
		Normal	Mode On	, Idle Mode Off, Sleep				Av	Yes			
Register				, Idle Mode On, Slee	1	$\bigcirc$			Yes			
Availability				Idle Mode Off, Sleep					Yes			
$\mathcal{P}$				Idle Mode On, Sleep					Yes			
		00	5	Sleep In	ノレ				Yes			
			$\sim$									
		$-\Lambda \parallel$				1						
U -		H = H		Status				Defa	ault Valu	le		
Default		$\frac{1}{2}$		On Sequence					00h			
		V		W Reset					00h			
			F	I/W Reset					00h			
								<u>[</u>				
					1			i L	egend			
				RDDSDR(0Fh)						11		
					-		Host	Co	mmand	_i _		
			7	▼	7	D	river		ameter	7		
			/ 9	Send 1 <sup>st</sup> Parameter	/				amotor	_/ ¦		
Flow Chart				/				( D	isplay	)¦		
riow onlart												
								¦ <u>∽</u>	ction	> i		
									Node	Dİ		
									quentia ansfer_	');		
								· ~		<u>ت</u>		
	1									1		

## RDDSDR: Read Display Self-Diagnostic Result (0F00h)

#### 10/18/2010

#### Version 0.05




#### SLPIN: Sleep In (1000h)

Inst / Para	R/W	Add	ress			F	Parame	ter	-		1	
	1.7, 4.4	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
SLPIN	Write	10h	1000h		No /	Argumer	nt (0000	h in ME	DI I/F)			
OTE: "-" Don't ca	re											
Description	This c In this stoppe	mode the ed. Sou Mem In In DC DI Interfa es (RAM can sentio formatio Out-mo	ne DC/DC urce / Ga ory Scar iternal O C / DC C ace as wil KP="0") i d PCLK, H on is valic de.	n Operation scillator onverter I as memory and reg its contents. HS and VS informatio d during 2 frames aft	I, Intern	al displa play re still w GB I/F fo	or blank	DP DP and the displat	topped, e memor y after S is User	and participation of the second secon	(RAMP comma al Mode	 (P="1 nd an
Restriction	There This c the SI It will voltag It will	is used ommand eep Out be nece es and c be nece	an intern d has no e Commar essary to clock circe	wait 5msec before s uits to stabilize. wait 120msec after se	display alread sending	y in slee next co	p in mo	de. Slee	ep In Mo s to allo	ode can ow time	only be for the	supp
		<u>v</u>		Status				Δν	ailability	1		
		Normal N	Mode On	, Idle Mode Off, Sleep	Out	1		, (V	Yes	,		
Register				, Idle Mode On, Sleep					Yes			
Availability				Idle Mode Off, Sleep					Yes			
				Idle Mode On, Sleep					Yes			
				Sleep In					Yes			
Default				Status On Sequence /W Reset				Slee	ault Valu p In Mo p In Mo	de		

10/18/2010





#### 10/18/2010

## Version 0.05




SLPOUT: Sleep Out (1100h)

		Add	ress					Paramet	ter				
Inst / Para	R/W	MIPI	Others	D[15:8] (No	n-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
SLPOUT	Write	11h	1100h		<i>,</i> ,	No	Argumer	nt (0000	h in MD	DI I/F)			<u>.</u>
							0	,		,			
NOTE: "-" Don't car	This c In this started	Memor Inte	e DC/DC e / Gate y Scan ( rnal Osc / DC Coi to send	nverter PCLK, HS a	s enabled STOP STOP STOP	ST	ART	(II O RGB //F	f DISPO	Blank N 29h is	CDP o Memory Set)	or Frame y Contents	nd this
Restriction	Out-m There NT355 Sleep reset. It will voltag NT355 there same NT355 It will	ode in N is used 510 will c Out Mod be nece es and c 510 load cannot b when thi 510 is do be neces	lormal Me an intern lo seque de can o ssary to lock circu s all defa e any ab is load is ing self-o ssary to v	east 2 frames ode On. al oscillator f nce control a nly be exit b wait 5msec uits to stabiliz uit values of normal visua done and wh diagnostic fun vait 120msec in be sent.	or blank bout gate before s ce. extende al effect o nen the N nctions d	display e contr ep In ending d and on the IT3557 uring t	n. Comma Comma next co test com display i 0 is alre his 5mse	s when nd (10h) ommand to mage if ady Slee ac. See a	sleep o ), S/W I, this is o the re those d ep Out	ut. reset co s to allo gisters lefault a -mode. ction 5.1	ommand ow time during th and regis	l (01h) c for the his 5ms ster valu	or H/W supply ec and es are
Register Availability		Normal N Partial N	<i>l</i> ode On, lode On, lode On,	Status Idle Mode C Idle Mode O Idle Mode O Idle Mode O Sleep In	Dn, Sleep off, Sleep	Out Out			Ava	ailability Yes Yes Yes Yes Yes	/		
Default			S	Status On Sequence W Reset W Reset	ce				Slee Slee	ault Valu p In Mo p In Mo p In Mo	de de		

## 10/18/2010

#### Version 0.05





#### 10/18/2010

#### Version 0.05



Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Pala	r///	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	DC
PTLON	Write	12h	1200h		No /	Argumer	nt (0000	h in MD	DI I/F)			
)TE: "-" Don't car	е											
Description	comm To lea	and (30I ve Partia	H) al mode,	on Partial mode. Th the Normal Display M isual effect during mo	lode Oi	n comm	and (13	H) shou	ld be wi	ritten.		
Restriction	This c	ommand	l has no d	effect when Partial Di	splay n	node is a	active.					
Register Availability	1	Normal N Partial N	<i>l</i> ode On, lode On, lode On,	Status , Idle Mode Off, Sleep , Idle Mode On, Sleep Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In	Out Out			Av	ailability Yes Yes Yes Yes Yes			
Default Flow Chart	See P	artial Are	S	Status On Sequence W Reset W Reset			3	Norma Norma	ult Valu al Mode al Mode al Mode	On On		

#### PTLON: Partial Display Mode On (1200h)

10/18/2010

## Version 0.05



#### Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 NORON Write 13h 1300h No Argument (0000h in MDDI I/F) NOTE: "-" Don't care This command returns the display to normal mode. Normal display mode on means Partial mode off. Description Exit from NORON by the Partial mode On command (12h) There is no abnormal visual effect during mode change from Partial mode On to Normal mode On. Restriction This command has no effect when Normal Display mode is active. Availability Status Normal Mode On, Idle Mode Off, Sleep Out Yes Register Normal Mode On, Idle Mode On, Sleep Out Yes Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Normal Mode On Default S/W Reset Normal Mode On H/W Reset Normal Mode On Flow Chart See Partial Area Definition Descriptions for details of when to use this command

#### NORON: Normal Display Mode On (1300h)

#### 10/18/2010

#### Version 0.05



## INVOFF: Display Inversion Off (2000h)

Inst / Para		Add	ress				F	Paramet	ter				
inst / Para	R/W	MIPI	Others	D[15:8] (Non-	-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
INVOFF	Write	20h	2000h			No /	Argumen	t (0000	h in MD	DI I/F)			
IOTE: "-" Don't care	e												
	This c	ommano ommano	d makes i d does no	to recover fror no change of c ot change any	content	s of fram			Display				
Description													
Restriction	This c	ommano	d has no	effect when m	odule is	s alread	ly in Inve	ersion C	off mode	э.	1		
				G	<u> </u>								
Register Availability	1	Normal N	Node On	Status , Idle Mode Of , Idle Mode Or	n, Sleep	o Out			Av	ailability Yes Yes			
				Idle Mode Off		11 1				Yes			
		Partial N		Idle Mode On Sleep In	, Sleep					Yes Yes			
<u>) (( )) ((</u>	JÜ	6		Me	Je	9							
	~	(		Status						ault Valu			
Default				On Sequence	)					Inversio			
		$\ Z\ $		/W Reset						Inversio			
		V	H	/W Reset					Display	Inversio	on off		
				isplay Invers	ion	\				Legen	d i		
				On Mode		)				omman			
Flow Chart				INVOFF(20h	1)					aramete Display	$\leq i$		
				isplay Invers Off Mode	ion	)				Action Mode	$\sum$		
										equenti transfe			

## 10/18/2010

## Version 0.05



## INVON: Display Inversion On (2100h)

Inst / Para		Add	ress			F	Paramet	ter				
inst / Para	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
INVON	Write	21h	2100h		No A	Argumen	t (0000	h in MD	DI I/F)			
OTE: "-" Don't care	9											
Description	This c This c	ommano ommano t from D	d makes r d does no	to enter display inver no change of contents to change any other si version On, the Displa	s of frar tatus.	ne mem	-	Display	n) shoul	d be wri	tten.	1
Restriction	This c	ommano	d has no e	effect when module is	s alread	ly in Inve	ersion C	n mode	).	3		
Register Availability		Normal I Partial N	Vode On, Iode On, Iode On,	Status I dle Mode Off, Sleep I dle Mode On, Sleep I dle Mode Off, Sleep I dle Mode On, Sleep Sleep In	o Out Out		3	Av	ailability Yes Yes Yes Yes Yes			
Default			S	Status On Sequence /W Reset /W Reset				Defa Display Display Display	Inversio	on off on off		
Flow Chart				isplay Inversion Off Mode INVON(21h) isplay Inversion On Mode	)				Display Action Mode			

## 10/18/2010


#### Version 0.05



## ALLPOFF: All Pixel Off (2200h)

ſ	Inst / Para	R/W	Add	lress				Parame	ter				
	IIISt / Fala	r/w	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
	ALLPOFF	Write	22h	2200h		No A	Argumer	nt (0000	h in MD	DI I/F)			
1	NOTE: "-" Don't car	e											
	Description	registe This c This c "All Pi The d	er can be ommand ommand xels On' isplay p	e on or of d makes r d does no Mer	he display panel blac f. no change of contents to change any other st nory	s of fran tatus.	ne merr	nory.	Display	(E s are us	xample)	ave this	mode.
ľ	Restriction				effect when module is	alread	ly in All	Pixel Of	f mode.	3			
7	Register Availability		Normal I Partial N	Mode On, Aode On, Aode On,	Status Idle Mode Off, Sleep Idle Mode On, Sleep Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In	Out Out		J.	Av	ailability Yes Yes Yes Yes Yes	/		
	Default			S	Status On Sequence /W Reset /W Reset				All All	ult Valu pixel of pixel of pixel of	f		





### 10/18/2010


#### Version 0.05



## ALLPON: All Pixel On (2300h)

Inst / Para	R/W	Add	ress				Parame	ter				
llist / Tala	1.7, 4.4	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
ALLPON	Write	23h	2300h		No /	Argumer	nt (0000	h in MD	DI I/F)			
NOTE: "-" Don't car	e											
Description	registe This c This c (Exam "All Pi The d	er can be ommand ommand ople) xels Off <sup>**</sup> isplay pa	e on or of d makes r d does no d does no d does no d does no d	he display panel whi f. no change of contents of change any other st <u>Memory</u> I Display Mode On" on howing the content of	s of frantatus.	ne mem	nory.		splay		eave this	mode.
Restriction	This c	omman	has no d	effect when module is	s alread	ly in all	Pixel Or	n mode.	10			
Register Availability		Vormal N Partial N	Vode On, Iode On, Iode On,	Status , Idle Mode Off, Sleep Idle Mode On, Sleep Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In	Out Out			Av	ailabilit Yes Yes Yes Yes Yes	У		
Default			S	Status On Sequence /W Reset /W Reset				All All	ault Val pixel o pixel o pixel o	ff ff		





## 10/18/2010

## Version 0.05



## GAMSET: Gamma Set (2600h)

Inot / Dara		Add	lress				Parame	ter				
Inst / Para	R/W	MIPI	1	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
GAMSET	Write	26h	2600h	00h	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0
OTE: "-" Don't care	<b>)</b>											
	This c	omman	d is used	d to select the desire	ed Gam	nma cur	ve for t	he curr	ent disp	olay. A r	maximui	m of 4
	curves	can b	e selecte	ed. The curve is se	lected I	by settir	ng the	appropi	riate bit	in the	parame	eter as
	descri		ne Table.	r	-						_	
		GC[7:	0]	Parameter				Select			_	
Description		01h		GC0		Ga		urve 1 (	G=2.2)		-	
		02h		GC1				served		A h		
		04h		GC2				served				2
	Notor	08h	r voluce o	GC3 are undefined.			Re	served	H		UP	
					o oro ini	ulid and		t ah an a	a tha au	reapt oo	lootod o	
Restriction			id is rece	shown in table above	e are inv	and and		Cenang		ment se	lected g	amma
	50176	andi val			TIL					3		
				Status				Δ	ailability	0		
		Jormal I	Mode On	, Idle Mode Off, Slee	n Out		2		Yes			
Register				, Idle Mode On, Slee		6	$\gg$		Yes			
Availability				Idle Mode Off, Sleep			۳,		Yes			
			200	Idle Mode On, Sleep	n i	i ii	U		Yes			
~ [		11 11		Sleep In					Yes			
					デビ							
$\mathcal{N}(\mathcal{N}) \rightarrow \mathcal{N}$	L L					1						
		-		Status				Defa	ault Valu	le		
Default	-fi	<del>,       ,</del>		On Sequence					01h			
-				W Reset					01h			
		₩ ×	F	/W Reset					01h			
							i	Le	egend			
									_	$\neg$		
			G	AMSET(26h)			ĺ		nmand	ļ		
									nmanu			
				•				/ Par	ameter	.7!		
										_ !		
				GCIZ:01				_		_ !		
Flow Chart			$\square$	GC[7:0]					isplay	$\mathbf{z}$		
Flow Chart			$\square$	GC[7:0]				$\sim$				
Flow Chart								$\sim$	isplay action			
Flow Chart				lew Gamma					ction	)  >  		
Flow Chart									ction /lode	) >  )		
Flow Chart				lew Gamma					Action Node	$\sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i$		
Flow Chart				lew Gamma					ction /lode			

#### 10/18/2010

## Version 0.05



## DISPOFF: Display Off (2800h)

Inot / Dara		Add	ress			F	Paramet	ter				
Inst / Para	R/W	MIPI	1	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
DISPOFF	Write	28h	2800h		No /	Argumen	it (0000	h in MD	DI I/F)			
NOTE: "-" Don't car	e											
Description	disabl This c other (Exan	es and b command status. T nple)	lank pag d makes here will	to enter into DISPLAN e inserted. no change of conter be no abnormal visib Memory	nts of fr le effec	ame me	emory display		•			
Restriction	This c	ommano	has no	effect when module is	alread	ly in Disp	olay Off	mode.		3		
Register Availability Default		Normal N Partial N	Mode On, Node On, Node On, Power S	Status , Idle Mode Off, Sleep , Idle Mode On, Sleep Idle Mode On, Sleep Idle Mode On, Sleep Sleep In Status On Sequence /W Reset /W Reset	o Out Out			Defa Dis Dis	ailability Yes Yes Yes Yes Yes ault Valu splay off splay off	le		
Flow Chart				isplay On Mode DISPOFF(28h) isplay Off Mode	)				Legen ommar aramete Display Action Mode equent transfe			

## 10/18/2010

## Version 0.05



## DISPON: Display On (2900h)

hast / Dama	DAA	Add	ress			F	Paramet	ter				
Inst / Para	R/W	MIPI		D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
DISPON	Write	29h	2900h		No A	Argumen	t (0000	h in MD	DI I/F)			
NOTE: "-" Don't car	e											
Description	This c This c (Exan	ommano ommano nple)	d makes i d does no Me	to recover from DISP no change of contents of change any other s	s of frar tatus.	ne mem			Frame N	Aemory	is enabl	ed.
Restriction	This c	ommano	d has no	effect when module is	s alread	y in Disp	olay On	mode.				
Register Availability		Normal N Partial N	Mode On, Aode On, Aode On, Power S	Status , Idle Mode Off, Sleep Idle Mode On, Sleep Idle Mode On, Sleep Idle Mode On, Sleep Sleep In Status On Sequence /W Reset /W Reset	Out Out			Defa Dis Dis	Yes Yes Yes Yes Yes Yes ault Valu splay off splay off	le		
Flow Chart				isplay Off Mode DISPON(29h)	)				Legen ommar aramete Display Action Mode equent transfe			

## 10/18/2010

## Version 0.05




## CASET: Column Address Set (2A00h~2A03h)

Write This con This con Each va (Exampl (Exampl (XS[15:0 When X ignored.	ommand makes alue represents ble) 0] always must XS[15:0] or XE	00h 00h 00h 00h 00h 00h d to define area of frar s no change on the oth s one column line in th [XS[15:0]]	A Constant of the second secon	r status. e Memo		D4 XS12 XS4 XE12 XE4	D3 XS11 XS3 XE11 XE3 Cess.	D2 XS10 XS2 XE10 XE2	D1 XS9 XS1 XE9 XE1	D0 XS8 XS0 XE8 XE0
This con This cor Each va (Exampl (Exampl XS[15:0 When X ignored.	2Ah 2A01h 2A02h 2A03h mmand is use ommand makes alue represents ole) 0] always must XS[15:0] or XE	00h 00h 00h d to define area of frans no change on the oth s one column line in th XS[15:0]	XS7 XE15 XE7 me mem mer drive ne Frame XE[15:0]	XS6 XE14 XE6 ory whe r status. e Memo	XS5 XE13 XE5 ere MPU	XS4 XE12 XE4	XS3 XE11 XE3	XS2 XE10	XS1 XE9	XS0 XE8
This con This cor Each va (Exampl (Exampl XS[15:0 When X ignored.	2Ah 2A02h 2A03h 2A03h ommand is used ommand makes alue represent alue represent ole) 0] always must XS[15:0] or XE	00h 00h d to define area of frans s no change on the oth s one column line in th XS[15:0]	XE15 XE7 me mem mer drive xE[15:0]	XE14 XE6 ory whe r status. e Memo	XE13 XE5 ere MPU	XE12 XE4	XE11 XE3	XE10	XE9	XE8
This con This cor Each va (Exampl (Exampl XS[15:0 When X ignored.	2A02h 2A03h ommand is used ommand makes alue represents ole) 0] always must XS[15:0] or XE	00h d to define area of frar s no change on the oth s one column line in th XS[15:0]	XE7 me mem mer drive ne Frame XE[15:0]	XE6 ory whe r status. e Memo	XE5 ere MPU	XE4	XE3			
This con Each va (Exampl XS[15:0 When X ignored.	ommand is used ommand makes alue represent ole) 0] always must XS[15:0] or XE	d to define area of frames in the other some column line in the the some column line in the transmission of the some column line in the transmission of the some column line in the transmission of the some column line in th	me mem her drive XE[15:0]	ory whe r status. e Memo	ere MPU			XE2	XE1	XEC
This con Each va (Exampl XS[15:0 When X ignored.	ommand makes alue represents ble) 0] always must XS[15:0] or XE	s no change on the oth s one column line in th XS[15:0]	A Constant of the second secon	r status. e Memo		I can ac	cess.			n
This con Each va (Exampl XS[15:0 When X ignored.	ommand makes alue represents ble) 0] always must XS[15:0] or XE	s no change on the oth s one column line in th XS[15:0]	A Constant of the second secon	r status. e Memo		I can ac	cess.			a
When X ignored.	XS[15:0] or XE 5.			5:01	1		ンド	2		
XS[15:0] always must be equal to or less than XE[15:0] When XS[15:0] or XE[15:0] is greater than maximum address like below, data of out of range will ignored. For CGM[7:0] = "70h" (480 x 864 resolution) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "1": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 863 (035Fh) For CGM[7:0] = "6Bh" (480 x 854 resolution) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "1": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "1": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "1": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 799 (031Fh) For CGM[7:0] = "28h" (480 x 720 resolution) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "1": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "1": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "1": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "1": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh) MV = "1": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 639 (027Fh)									will b	
StatusAvailabilityNormal Mode On, Idle Mode Off, Sleep OutYesNormal Mode On, Idle Mode On, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYesPartial Mode On, Idle Mode On, Sleep OutYesSleep InYes										
Μ	V = V =	V = "0": Parameter V = "1": Parameter	$V = "0": Parameter range 0 \leq XS[15:0]$ $V = "1": Parameter range 0 \leq XS[15:0]$ Status Normal Mode On, Idle Mode Off, Slee Normal Mode On, Idle Mode On, Slee	$V = "0": Parameter range 0 \leq XS[15:0] \leq XE[$ $V = "1": Parameter range 0 \leq XS[15:0] \leq XE[$ Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out	$V = "0"$ : Parameter range $0 \leq XS[15:0] \leq XE[15:0] \leq$ $V = "1"$ : Parameter range $0 \leq XS[15:0] \leq XE[15:0] \leq$ Status         Normal Mode On, Idle Mode Off, Sleep Out         Normal Mode On, Idle Mode On, Sleep Out	$V = "0"$ : Parameter range $0 \leq XS[15:0] \leq XE[15:0] \leq 479$ (0 $V = "1"$ : Parameter range $0 \leq XS[15:0] \leq XE[15:0] \leq 639$ (0StatusNormal Mode On, Idle Mode Off, Sleep OutNormal Mode On, Idle Mode On, Sleep OutPartial Mode On, Idle Mode Off, Sleep Out	$V = "0"$ : Parameter range $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ $V = "1"$ : Parameter range $0 \le XS[15:0] \le XE[15:0] \le 639 (027Fh)$ Status         Ave         Normal Mode On, Idle Mode Off, Sleep Out         Normal Mode On, Idle Mode On, Sleep Out         Partial Mode On, Idle Mode Off, Sleep Out	$V = "0"$ : Parameter range $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ $V = "1"$ : Parameter range $0 \le XS[15:0] \le XE[15:0] \le 639 (027Fh)$ StatusAvailabilityNormal Mode On, Idle Mode Off, Sleep OutYesNormal Mode On, Idle Mode Off, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYes	$V = "0":$ Parameter range $0 \leq XS[15:0] \leq XE[15:0] \leq 479 (01DFh)$ $V = "1":$ Parameter range $0 \leq XS[15:0] \leq XE[15:0] \leq 639 (027Fh)$ StatusAvailabilityNormal Mode On, Idle Mode Off, Sleep OutYesNormal Mode On, Idle Mode On, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYes	V = "0": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 479 (01DFh)V = "1": Parameter range 0 $\leq$ XS[15:0] $\leq$ XE[15:0] $\leq$ 639 (027Fh)StatusAvailabilityNormal Mode On, Idle Mode Off, Sleep OutYesNormal Mode On, Idle Mode Off, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYes

10/18/2010

## Version 0.05





## 10/18/2010

#### Version 0.05




## RASET: Row Address Set (2B00h~2B03h)

Inst / Para	R/W	Add	ress	Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RASET	Write	2Bh	2B00h	00h	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	
			2B01h	00h	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	
			2B02h	00h	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	
			2B03h	00h	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	
NOTE: "-" Don't car	е												
Description	This command is used to define area of frame memory where MPU can access. This command makes no change on the other driver status. Each value represents one column line in the Frame Memory. (Example) YS[15:0] YE[15:0] YE[15:0] YE[15:0]												
Restriction	YS[15:0] always must be equal to or less than YE[15:0] When YS[15:0] or YE[15:0] is greater than maximum address like below, data of out of range will be ignored. For CGM[7:0] = "70h" (480 x 864 resolution) MV = "0": Parameter range $0 \le XS[15:0] \le XE[15:0] \le 863 (035Fh)$ MV = "1": Parameter range $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ For CGM[7:0] = "6Bh" (480 x 854 resolution) MV = "0": Parameter range $0 \le XS[15:0] \le XE[15:0] \le 853 (0355h)$ MV = "1": Parameter range $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ For CGM[7:0] = "50h" (480 x 800 resolution) MV = "0": Parameter range $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ For CGM[7:0] = "50h" (480 x 720 resolution) MV = "0": Parameter range $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ For CGM[7:0] = "28h" (480 x 720 resolution) MV = "0": Parameter range $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ For CGM[7:0] = "00h" (480 x 640 resolution) MV = "0": Parameter range $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ For CGM[7:0] = "00h" (480 x 640 resolution) MV = "0": Parameter range $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$ For CGM[7:0] = "00h" (480 x 640 resolution) MV = "0": Parameter range $0 \le XS[15:0] \le XE[15:0] \le 479 (01DFh)$												
Register Availability		Normal N	Mode On	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee	p Out			Ava	ailability Yes Yes Yes	,			
	1 1	D () 1		Idle Mode On, Sleep		1			Yes				

10/18/2010





#### 10/18/2010

287

#### Version 0.05



## RAMWR: Memory Write (2C00h)

Inst / Para	R/W	Add	ress	Parameter									
	r/w	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RAMWR			2C00h	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	
	Write	2Ch		D[15:8]	:	:	:	:	:	:	:	:	
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	
IOTE: "-" Don't car	е												
Description	This command is used to transfer data from MPU interface to frame memory. This command makes no change to the other driver status. When this command is accepted, the column register and the row register are reset to the Sta Column/Start Row positions. The Start Column/Start Row positions are different in accordance with MADCTL setting Then D[23:0] is stored in frame memory and the column register and the row register incremented. Sending any other command can stop Frame Write.												
Restriction	There is no restriction on length of parameters. No access in the frame memory in Sleep In mode												
Register Availability	Status     Availability       Normal Mode On, Idle Mode Off, Sleep Out     Yes       Normal Mode On, Idle Mode On, Sleep Out     Yes       Partial Mode On, Idle Mode Off, Sleep Out     Yes       Partial Mode On, Idle Mode On, Sleep Out     Yes       Sleep In     Yes												
Default		P	ower On S/W	tus Sequence Reset Reset	שת	Con	tents of tents of	memor	√alue y is set i y is set i y is set i	randoml	у		
Flow Chart				AMWR(2Ch)					egend mmand ramete Display Action Mode				

## 10/18/2010

## Version 0.05



# RAMRD: Memory Read (2E00h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Fala	r///	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0
RAMRD	Read	2Eh	2E00h	D[15:8]	:	:	:	:	:	:	:	:
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0
OTE: "-" Don't car	е											
Description	This c When Colum The S Then incren	ommand this co nn/Start I tart Colu D[23:0] nented	d makes mmand Row pos imn/Star is read	to transfer data from no change to the othe is accepted, the co itions. Row positions are d back from the fram	er driver lumn re ifferent ne mem	r status. egister a in accor nory and	and the dance v d the co	row re	gister a	etting.		2
Restriction	There	is no re	striction of	on length of parameter	ers. No	access i	in the fra	ame me	mory in	Sleep li	n mode	
Register Availability		Normal N Partial N	Vode On Iode On, Iode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In	p Out		3	Av	ailability Yes Yes Yes Yes Yes			
Default	L L	P	ower On S/W	tus Sequence Reset Reset		Cont	tents of tents of	memory	/ is set r / is set r	andoml andoml andoml	у	
Flow Chart				RAMRD(2Eh)					egend mmand ramete Display Action Mode			

### 10/18/2010

# Version 0.05



# PTLAR: Partial Area (3000h~3003h)

Inst / Para	R/W	Add	ess				Parame	ter				
liist / Fala		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
			3000h	00h	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8
PTLAR	Write	30h	3001h	00h	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0
FILAN	vviite	3011	3002h	00h	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8
			3003h	00h	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0
NOTE: "-" Don't car	e											
Description	comm figures If End	and, the s below. Row > S Star PSL End PEL Star Row < S End PEL Star Row < S End PEL	first defi PSL and Start Rov (15:0] (15:0] (15:0] (15:0] (15:0] (15:0] (15:0] (15:0] (15:0] (15:0] (15:0] (15:0] (15:0] (15:0]	s the partial mode's ines the Start Row (F d PEL refer to the Fra v when MADCTL ML v when MADCTL ML v when MADCTL ML v when MADCTL ML	PSL) and me Mer =0: Non-c Non-c =1. Non-c =0:	d the senory rov	cond the v address rea rea rea rea rea	e End R	Pa		ustratec	I in the

#### 10/18/2010

### Version 0.05




NT35510

	PSL[15:0] and PEL[15:0] should have below range CGM[7:0] = "70h" (480 x 864): $0 \leq PSL[15:0]$ , PE		
Restriction	$CGM[7:0] = "6Bh" (480 \times 854): 0 \leq PSL[15:0], PE$		
	$CGM[7:0] = "50h" (480 \times 800): 0 \le PSL[15:0], PE$		
	$CGM[7:0] = "28h" (480 \times 720): 0 \le PSL[15:0], PE$		-
	$CGM[7:0] = "00h" (480 \times 640): 0 \leq PSL[15:0], PE$	$L[15:0] \leq 639 (027Fh),  PEL-PSL  \leq 100$	639 (027Fh)
		1	
	Status	Availability	
Degister	Normal Mode On, Idle Mode Off, Sleep Out	Yes	
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	Yes	<i>n</i>
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes	
	Partial Mode On, Idle Mode On, Sleep Out	Yes	
	Sleep In	Yes	DE
		Default Value	
	Status	PSL[15:0] PEL[15:0]	
		035Fh (863d) if CGM[7:0]	– "70b"
		0355h (853d) if CGM[7:0]	
		031Eb (700d) if CCM[7:0]	
	Power On Sequence	0000h 02CFh (719d) if CGM[7:0]	
		027Fh (639d) if CGM[7:0]	
1		0167h (359d) if CGM[7:0]	= "FEh"
1		035Fh (863d) if CGM[7:0]	= "70h"
<b>Default</b>		0355h (853d) if CGM[7:0]	= "6Bh"
Delauit	SW Reset	0000h 031Fh (799d) if CGM[7:0]	= "50h"
	S/W Reset	02CFh (719d) if CGM[7:0]	= "28h"
		027Fh (639d) if CGM[7:0]	
V		0167h (359d) if CGM[7:0]	= "FEh"
		035Fh (863d) if CGM[7:0]	= "70h"
		0355h (853d) if CGM[7:0]	
	H/W Reset	0000h 031Fh (799d) if CGM[7:0]	
		02CFh (719d) if CGM[7:0]	
		027Fh (639d) if CGM[7:0]	
		0167h (359d) if CGM[7:0]	= "FEh"

10/18/2010

# Version 0.05





#### 10/18/2010

### Version 0.05



NT35510

		Δdd	ress					Parame	ter				
Inst / Para	R/W	MIPI	Others	D[15:8] (N	Jon-MIPI)	D7	D6	D5	D4	D3	D2	D1	D
TEOFF	Write	34h	3400h	2[:0:0](:				nt (0000				1	
)TE: "-" Don't car							0	,					
Description	This c	ommano	d is used	to turn OF	F (Active L	ow) the	e Tearir	g Effect	output	signal fr	om the	TE sig	nal lin
Restriction	This c	omman	d has no	effect whe	n Tearing I	Effect o	output is	already	OFF.				
Register Availability		Normal I Partial N	Mode On Iode On, Iode On,	Status , Idle Mode , Idle Mode Idle Mode Idle Mode Sleep In	e On, Slee Off, Sleep	o Out Out			Av	railability Yes Yes Yes Yes Yes			
Default			S	Status On Seque /W Reset /W Reset	nce				Tearir Tearir	ault Valu ng Effec ng Effec ng Effec	t off t off		
Flow Chart				Line Out	34h)					ommar ommar aramet Display Action Mode			

# **TEOFF: Tearing Effect Line OFF (3400h)**

### 10/18/2010

#### Version 0.05



# TEON: Tearing Effect Line ON (3500h)

last / Di		Add	ress				Parame	ter				
Inst / Para	R/W	MIPI		D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
TEON	Write	35h	3500h	00h	-	-	-	-	-	-	-	М
IOTE: "-" Don't car	e											
Description	This c not aff The T Line. ( When	fected by earing E ("-" = Do M = "0" Ver <u>Sca</u> M = "1"	y changir iffect Line n't Care) : The Tea tival Time ale	to turn ON the Tearin ng MADCTL bit ML. e On has one parame aring Effect Output lin aring Effect Output lin	eter, whi ne consis t <sub>v</sub>	ch desc sts of V- dl sts of bc	Blankin	e mode g inform	of the T nation o	rearing nly.	Effect O	utput
Destriction		Sca During S	<sup>ale</sup> Sleep In I	Mode with Tearing Ef						will be	active L	ofw.
Register Availability Default		Normal I Normal I Partial N	Mode On Mode On, Mode On, Mode On, Power	effect when Tearing I Status , Idle Mode Off, Slee , Idle Mode Off, Slee Idle Mode Off, Sleep Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In Status On Sequence S/W Reset	p Out p Out o Out			Av Defa Tearin Tearin	ailability Yes Yes Yes Yes Yes ault Valu g Effec g Effec g Effec	ue t off		
Flow Chart			( 	TE Line Output OFF TEON(35h) TE Mode Parameter (M) TE Line Output ON	) 7 )			Com Paral Dis Ac Sequ	gend mand meter play tion bde uential			

### 10/18/2010

#### Version 0.05




Inst / Para	R/W	A	ddress					Parame	ter				
ilist / Fala	N/W	MIF	PI Others	D[15:8] (Non-M	1IPI)	D7	D6	D5	D4	D3	D2	D1	D0
MADCTL	Write	36ł	n 3600h	00h		MY	MX	MV	ML	RGB	MH	RSMX	RSM
VOTE: "-" Don't car	e												
	This	comma	and defines	read/write scan	ning	directio	n of fram	ne mem	ory.				
	This	comma	and makes	no change on th	ne oth	er drive	r status		-				
	E	Bit	N	AME				DES	SCRIPT	ION			
		ΜY	Row Addre	ess Order	Tho	co 2 hit	control	le interf	nco to n	omoriu	writo/ro	ad direct	lion
		МХ	Column Ad	ldress Order						ern chan			
		٧V	Row/Colun	nn Exchange	1110	bonavi		play ar	or pulle	in onan	gou.		
		ML	Vertical Re	fresh Order			ertical re / behavi			control.			2
	F	GB	RGB-BGR	Order	"0" =	= RGB c	tor switc color sec / behavi	quence,	"1" = B	GR colo	r seque	ence	
		ИΗ	Horizontal Order	Refresh			orizonta / behavi			on contr	ol		
	R	SMX	Flip Horizo	ntal	Imm	ediately	play im / behavi	or on di	splay.	$\leq 1$			
	R	SMY	Flip Vertica				play im behavi		· //	2			
Description	R	$\mathbb{N}$			IL: V	ertical	Refresh						
NON			Top-Le				Send 2 Send 2 Send 2 Send 2 V	2nd 3rd	ft (0,0)	Display			
			Top-Le	ft (0,0) Memor	у			Top-Le	eft (0,0)	Displa	у		
		N	1L="1"				Send L Send 2 Send 2 Send 2 Send 2	2nd >					

#### MADCTL: Memory Data Access Control (3600h)

#### 10/18/2010


### Version 0.05





# Version 0.05





#### 10/18/2010

# Version 0.05



### IDMOFF: Idle Mode Off (3800h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISI / Fala	r/w	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
IDMOFF	Write	38h	3800h		No /	Argumei	nt (0000	h in ME	DI I/F)			
NOTE: "-" Don't care	e											
Description				to recover from Idle n								
-				play panel can displa								
Restriction	This c	ommano	has no e	effect when module is	alread	y in Idle	Off mo	de.				
Register Availability	1	Normal N Normal N Partial N Partial N	ailability Yes Yes Yes Yes									
				Sleep In					Yes			
Default			S S	Status On Sequence /W Reset /W Reset				ldle Idle	Ault Valu Mode o Mode o Mode o	off		
Flow Chart				Idle On Mode	)				Legen ommar aramet Display Action Mode equent transfe			

#### 10/18/2010

#### Version 0.05




# IDMON: Idle Mode On (3900h)

Inst / Para	R/W	Add	lress				F	Parame	eter				
inst / Para	K/W	MIPI	Others	D[15:8] (Nor	ו-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
IDMON	Write	39h	3900h			No	Argumen	t (0000	)h in MD	DI I/F)			
NOTE: "-" Don't car	е												
	In the	idle on r	mode, col d B in Fra	to enter into or expression ame Memory	n is redu	iced. Tl	-	-				sing MS	B of
Description				mory							;play		
NON		Black Blue Red agenta Green Cyan Yellow White	R <sub>7</sub> R <sub>6</sub> R <sub>6</sub> I 0XX 0XX 1XX 1XX 0XX 0XX 0XX	Memory Cor R <sub>4</sub> R <sub>9</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> (XXXXX XXXXX XXXXX (XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX	R <sub>7</sub> G <sub>6</sub> G 0) 0) 0) 0) 0) 1) 1) 1)		G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> XX XX XX XX XX XX XX XX XX XX	B <sub>7</sub> B <sub>6</sub> 0, 1, 0, 1, 0, 0, 1, 1, 0, 0,	B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B XXXXX XXXXXX XXXXXX XXXXXX XXXXXX XXXXXX				
Restriction	This c	ommano	d has no e	effect when n	nodule is	s alread	ly in Idle	On mo	ode				
Register Availability		Normal I Partial N	Mode On, /Iode On, /Iode On,	Status Idle Mode C Idle Mode O Idle Mode O Idle Mode O Sleep In	n, Sleep ff, Sleep	o Out Out			Ava	ailabilit Yes Yes Yes Yes Yes	у		
Default	Status Power On Sequence S/W Reset H/W Reset							ldle Idle	ult Val Mode o Mode o Mode o	off off			

#### 10/18/2010

### Version 0.05





### 10/18/2010

#### Version 0.05



Inot / Dara		Add	lress				Parame	ter				
Inst / Para	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
COLMOD	Write	3Ah	3A00h	00h	VIPF	3 VIPF2	VIPF1	VIPF0	IFPF3	IFPF2	IFPF1	IFPF
OTE: "-" Don't car	е											
	This c	omman	d is used	to define the format	of RG	B picture	data, wł	nich is to	o be trai	nsferred	via the	RGB
			formats	are shown in the tabl	e:							
		Bit		NAME				DESCR	RIPTION	1		
		IPF3				0101" = 1	•					
<b>B</b>		IPF2 IPF1	Pixel Forr	nat for RGB Interface	2	ʻ0110" = 1 ʻ0111" = 2	•			~	Π	
Description		IPF0				The others	•			n IN		
		PF3				'0101" = 1			1FI	11	115	
		PF2	–			0101 = 1 0110" = 1			N N	///U		
	IF	PF1	Vixel Forr	nat for Control Interfa		0111" = 2			<u> (</u>	1		
	IF	PF0				The other:	s = not o	defined				
Restriction	There	is no vi	sible effe	ct until the Frame Me	emory	is written	to.			3		
						i v		15	シデ			
			1	Status	$l \rightarrow$			Av	ailability			
		Normal	Mode On	, Idle Mode Off, Slee	p Out		$\mathbb{C}$		Yes			
Register Availability		Normal I	Mode On	Idle Mode On, Slee	p Out				Yes			
Availability				Idle Mode Off, Sleep					Yes			
		Partial N	Aode On,	Idle Mode On, Sleep	o Out				Yes			
		0-		Sleep In	ノビ				Yes			
	_											
	0			Status				Defa	ault Valu	le		
Default				On Sequence					77h			
		$\frac{\  \mathcal{O} \ }{\  \mathcal{O} \ }$		S/W Reset		_			77h			
			F	I/W Reset					77h			
								· – – ۱		· – – –		
								Ì	Legen	d		
								ļ		$\neg$		
			(2	4-bit/pixel Mode					ommai	nd		
									•			
			_					i/ P	aramet	ter $/$		
				COLMOD(3Ah)						$\exists$		
Flow Chart				•					Display	<u>ن</u> ا (		
				Parameter	7			i~	Action	$\sim$		
			/ IF	PF[3:0] = "0110"	/				Action			
								C	Mode	i		
			$\bigcap$						equent	tial		
			$\begin{pmatrix} 1 \end{pmatrix}$	8-bit/pixel Mode					transfe			
								<u> </u>		/		
0/4 0/004 0				004								

# COLMOD: Interface Pixel Format (3A00h)

### 10/18/2010

### Version 0.05



# RAMWRC: Memory Write Continue (3C00h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Pala	r/w	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0
RAMWRC	Write	3Ch	3C00h	D[15:8]	:	:	:	:	:	:	:	:
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0
IOTE: "-" Don't car	e											
Description	contin This c When Colum The S Then Sendi	ue mem command this cor nn/Start I tart Colu D[23:0] i ng any o	ory write d makes mmand i Row pos imn/Star s stored other com	t Row positions are d in frame memory and imand can stop Fram	ory Writ er drive mn reg ifferent d the co he Write	te (2Ch) r status. ister an in accor lumn reg	" comm d the ro dance v gister ar	and. ow regis vith MAI nd the ro	ter are DCTL se ow regis	not res etting ter incre	et to the	e Sta
Restriction	There	is no re	striction of	on length of paramete	ers. No	access i	in the fra	ame me	mory in	Sleep I	n mode	
Register Availability		Normal N Partial N	Mode On Iode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Sleep Idle Mode On, Sleep	p Out		S	Av	ailability Yes Yes Yes Yes			
Default	4	P	ower On S/W	Sleep In Itus Sequence Reset Reset		Con	tents of tents of	memory	Yes Value y is set r y is set r y is set r	andoml	у	
Flow Chart				RAMWRC(3Ch) Image Data 1[23:0], D2[23:0], , Dn[23:0] Any Command				Com Para Dis Ac	gend mmand ameter splay ction ode uential nsfer			

#### 10/18/2010

# Version 0.05



# RAMRDC: Memory Read Continue (3E00h)

Inst / Para	R/W	Add	ress			l	Parame	ter				
inst / Para	K/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0
RAMRDC	Read	3Eh	3E00h	D[15:8]	:	:	:	:	:	:	:	:
				D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0
OTE: "-" Don't car	е											
Description	contin This c When Colum The S Then incren	ue mem ommand this cor nn/Start I tart Colu D[23:0] nented	ory write d makes mmand i Row pos imn/Start is read	d to transfer data fro after "RAMRD Memo no change to the othe s accepted, the colu itions. t Row positions are d back from the fram	ory Rea er driver mn reg ifferent ie mem	d (2Eh)" r status. ister and in accor lory and	d the ro dance v the co	and. ow regis vith MAI	ster are	not res etting.	et to the	e Sta
Restriction	There	is no res	striction of	on length of parameter	ers. No :	access i	n the fra	ame me	mory in	Sleep I	n mode	
Register Availability Default		Normal I Partial M Partial M	Mode On Iode On, Iode On, Sta ower On S/W	Status , Idle Mode Off, Sleep , Idle Mode On, Sleep Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In stus Sequence Reset Reset	p Out Out	Con	tents of tents of	Default <sup>1</sup> memory memory	ailability Yes Yes Yes Yes Yes Value y is set r y is set r	randoml	у	
Flow Chart				RAMRDC(3Eh) Image Data 1[23:0], D2[23:0], , Dn[23:0] Any Command				Com Para Dis Ac	gend amand ameter splay ction ode uential nsfer			

#### 10/18/2010

# Version 0.05




Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Pala	r/w	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
OTEO	\\/rito	44h	4400h	00h	N15	N14	N13	N12	N11	N10	N9	N8
STESL	Write	440	4401h	00h	N7	N6	N5	N4	N3	N2	N1	N0
OTE: "-" Don't cai	e											
Description	This c displa The T Line n Note t The T This c alread	y modul earing E node. Th <u>Ve</u> Sci bat STE earing E comman ly on, th	e reaches iffect Line ne Tearin rtival Time ale SL with N iffect Out d takes ne TE out	n the display module' s line N. The TE sign e On has one parame g Effect Output line c v[15:0]="000h" is equ put line shall be activ affect on the frame tput shall continue to d" until the end of the	al is not eter, whi consists <u>t</u> , uivalent followin o operat	affecte ch desc of V-Bla d to TEOI hen the g the c e as pr	d by cha ribes th anking ir N with M display urrent f	anging I e mode nformati t <sub>vdh</sub> l="0" module rame.	MADCTI of the T on only.	bit ML Tearing I eep in n re, if the	ffect O	output
Restriction	For CO Para For CO Para For CO Para For CO Para For CO	GM[7:0] meter ra GM[7:0] meter ra GM[7:0] meter ra GM[7:0] GM[7:0]	= "70h" ( inge 0 ≦ = "6Bh" inge 0 ≦ = "50h" ( inge 0 ≦ = "28h" ( inge 0 ≦ = "00h" (	ar than maximum sca         480 x 864 resolution; $[15:0] ≤ 864 (03)$ $[480 x 854$ resolution; $[15:0] ≤ 854 (03)$ $[480 x 800$ resolution; $[15:0] ≤ 800 (03)$ $[480 x 720$ resolution; $[15:0] ≤ 720 (02)$ $[480 x 640$ resolution; $[15:0] ≤ 720 (02)$ $[480 x 640 resolution;$ $[15:0] ≤ 640 (02)$	360h) 9 356h) 9 320h) 200h)		3					
Register Availability		Normal I Partial N	<u>Mode On</u> /lode On, /lode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	p Out o Out			Av	ailability Yes Yes Yes Yes Yes	/		
Default			Power	Status On Sequence				(	ault Valu 2000h 2000h	Ie		

# STESL: Set Tearing Effect Scan Line (4400h~4401h)

#### 10/18/2010

### Version 0.05





#### 10/18/2010

### Version 0.05



# GSL: Get Scan Line (4500h~4501h)

Inst / Para	R/W	Add	ress				Parame	ter				
inst / r ala		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
GSL	Dood	45h	4500h	00h	N15	N14	N13	N12	N11	N10	N9	N8
GGL	Read	4511	4501h	00h	N7	N6	N5	N4	N3	N2	N1	N0
OTE: "-" Don't car	е											
Description	scan I first lir	ines on ne of V S	display is Sync and	the current scan line s defined as VSYNC is denoted as Line 0 e, the returned value	+ VBP	+ VADF						
Restriction	-			.,						. 1	<u> </u>	
Register Availability		Normal N Partial N	Vode On Iode On, Iode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	p Out o Out			Av	ailability Yes Yes Yes Yes Yes			
Default Flow Chart				Status On Sequence //W Reset //W Reset //W Reset //W Reset /// Send Parameter N[15:8] // Send Parameter N[15:8] // Send Parameter N[7:0]	7		Host Driver		ault Valu (XXXh (XXXh (XXXh (XXXh (XXXh Legen ommar aramet Display Action Mode equent transfe			

#### 10/18/2010

#### Version 0.05



Inot / Dara		Ac	dress					Parame	eter				
Inst / Para	R/W	MIPI	Others	D[15:8] (Non-	MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
DPCKRGB	Write	Х	4A00h	00h		0	0	0	0	0	0	0	ICM
NOTE: "-" Don't car	e												
	This c	comma	nd is used	to select SRA	M data	input p	ath and	display	/ clock in	n RGB ir	nterface.	1	
	10	СМ		Data Writ	te to SI	RAM			SRAM	Data Re	ead to D	isplay	
Description				Nrite Clock	SRA	M Data	Input P	ath			play Clo		
		0		CLK		D[23	-				nd PCLł		
		1		SCL		SI	DI		lr	nternal C	Oscillato	r 🔨 🚽	
Restriction	-										n IN		
									4	5		シート	1
				Status					Av	ailability			
		Norma	I Mode On	, Idle Mode Of	f, Sleep	o Out				Yes			
Register		Norma	I Mode On	, Idle Mode On	i, Sleep	o Out	1//			Yes			
Availability				, Idle Mode Off		1111				Yes	3		
		Partial	Mode On	, Idle Mode On	, Sleep	Out				Yes	2		
				Sleep In		121		- 1	111	Yes			
				/n //			- (	═╢					
			$\geq M$			_ (							
	n E			Status		$\overline{U}$	$\left( \right)$			ault Valu	ie		
Default	<i>A</i> II I			On Sequence	<u>(</u>					M = "0"			
		θ'n		S/W Reset	$\rightarrow h$	ルピ				M = "0"			
<u>_ \                                   </u>	<u> </u>			I/W Reset	-				IC	M = "0"			
		$\mathbb{N}$			_						Le	gend	
		Disp	lay Clock	by PCLK	(		/ Clock		)			·	- İ
			-		$\sim$	Interna	l Oscilla		/		Com	mand	li –
			<b>↓</b>					-		į	Com	manu	] ¦
		ГD	PCKRGB	(4Ah)	Г	DPCKE	RGB (4A	h)		l	/ Para	meter	7¦ –
		Ľ			L			,		' 			Ì
Flow Chart		_	<b>V</b>		_		V		-			play	)
		/ Pa	arameter I	CM = 1	/ F	Parame	ter ICM	= 0 /	/	į	Ac	tion	
	<b>_</b>			/			T			ļ	$\sim$		
				ok by			V					ode	)  
			Display Clo Internal Os		( Dis	splay C	lock by	PCLK	)		Sequ	uential	\İ −
		<u> </u>			$\sim$				,	İ	trai	nsfer	깊
										<u>i</u>			_1

#### DPCKRGB: Display Clock in RGB Interface (4A00h)

#### 10/18/2010

### Version 0.05



Inst / Para	R/W	Add	ress				Parame	ter				
inst / Pala	r./vv	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
DSTBON	Write	Х	4F00h	00h	0	0	0	0	0	0	0	DSTE
)TE: "-" Don't car	е											
Description	DSTB Notes 1. Bef Use 2. It ca	="1", en : ore setti er can no an not ex	ter deep ng this co ot write th xit Deep 3	to enter deep standb standby mode. ommand, enter Sleep is register in Sleep-C Standby Mode while y Mode, input low pu	In Moc Out and setting	le (1000 Display∙ bit DSTE	-On mo 3 from "	de. 1" to "0"		00h) first		
Restriction	-							-	171	11		
Register Availability		Normal I Partial N	Mode On Aode On, Aode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	o Out Out			Av	ailability Yes Yes Yes Yes Yes			
Default			S	Status On Sequence W Reset W Reset				DS DS	ault Valu TB = "0' TB = "0' TB = "0'	9		
Flow Chart		lau	( (	Sleep In and Display Off Mode DSTBM (4Fh) Parameter DSTB = Deep Standby Mo				Com Para Dis Ac	gend amand ameter splay ction ode uential nsfer	7 ) ) ) )		

# DSTBON: Deep Standby Mode On (4F00h)

#### 10/18/2010

#### Version 0.05



# WRPFD: Write Profile Value for Display (5000h~500Fh)

Inst / Para	R/W	Add	ress				Parame	ter											
iiist / Fala	17/00	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0							
			5000h	00h	V017	V016	V015	V014	V013	V012	V011	V010							
			5001h	00h	V027	V026	V025	V024	V023	V022	V021	V020							
			5002h	00h	V037	V036	V035	V034	V033	V032	V031	V030							
WRPFD	Write	50h	:	00h	•		:	•	:	:	:	:							
			500Dh	00h	V147	V146	V145	V144	V143	V142	V141	V140							
			500Eh	00h	V157	V156	V155	V154	V153	V152	V151	V150							
			500Fh	00h	V167	V166	V165	V164	V163	V162	V161	V160							
NOTE: "-" Don't car	re								1										
Description	This c	ommano	d is used	to define profile valu	es for d	isplay.		- 0			V011         V010           V021         V020           V031         V030           :         :           V141         V140           V151         V150								
Restriction	-							210		Vu									
						a K		2											
				Status	-11-11	1		Av	ailability	/									
				, Idle Mode Off, Slee		2 \\ '			Yes										
Register Availability				, Idle Mode On, Slee		-		-	Yes	2									
Availability				Idle Mode Off, Sleep					Yes										
		Partial	lode On,	Idle Mode On, Sleep Sleep In					Yes Yes										
				Sleep II			$\overline{\mathbf{C}}$		res										
	NI I	11 11	<b>V</b>																
		<u> </u>		Status	ルピ			Defa	ault Valu	Ie									
			Power	On Sequence				2 010	FFh										
Default		n ((		W Reset					FFh										
		<u> III /                                </u>	11	I/W Reset					FFh										
	\ 	$\frac{1}{2}$																	
		V						[ - ·			ī								
					1				Lege	ena									
			]	WRPFD(50h)							į								
			L		1			ΪĹ	Comm	and	i –								
						7					7								
			/ 1 <sup>s</sup>	<sup>t</sup> Parameter V01[7:	0]	/		ιĽ	Param	eter	i								
			/ 2 <sup>n</sup>	<sup>d</sup> Parameter V02[7	:0]			1	Diant		ł								
Flow Chart				: th Denementary \/4.0[7					Displ	ay									
			/ 16	<sup>th</sup> Parameter V16[7	:0]			<	Actio	on >	į								
		-									I								
									Mod										
									Seque	ential	j								
											2								
											1 1								
											•								

#### 10/18/2010

### Version 0.05



Inst / Para

D7

D6

Parameter

D4

D3

D2

D5

D0

DBV0

D1

#### WRDISBV Write 51h 5100h 00h DBV7 DBV6 DBV5 DBV4 DBV3 DBV2 DBV1 NOTE: "-" Don't care This command is used to adjust brightness value. In principle relationship is that 00h value means the lowest brightness and FFh value means the highest brightness DBV[7:0] Brightness (Ratio) Brightness (%) 00h 0/256 0% Description 01h 2/256 0.78125% 255/256 99.609375% FEh FFh 256/256 100% Restriction The display supplier cannot use this command for tuning (e.g. factory tuning, etc.). Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Register Normal Mode On, Idle Mode On, Sleep Out Yes Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status **Default Value** Power On Sequence 00h Default S/W Reset 00h H/W Reset 00h Legend WRDISBV(51h) Command Parameter Parameter DBV[7:0] Display Flow Chart **New Brightness** Action Loaded Mode Sequentia transfer

#### WRDISBV: Write Display Brightness (5100h)

R/W

Address

Others

D[15:8] (Non-MIPI)

MIPI

#### 10/18/2010

#### Version 0.05



Inst / Para	R/W	Add	ress				Parame	ter				
linst / i ala	1.7, 4.4	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDISBV	Read	52h	5200h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV
IOTE: "-" Don't cai	re											
				brightness value.								
Description		•	ationship	is that 00h value me	eans the	lowest	brightne	ess and	FFh va	lue mea	ans the H	nighe
	brightr	ness.										
Restriction	-											
						1					2	
				Status				Av	ailability	h		
	1	Normal I	Node On	, Idle Mode Off, Slee	p Out				Yes			2
Register				, Idle Mode On, Slee				<u></u>	Yes	_\\[ſ	UL	
Availability				Idle Mode Off, Sleep			~~~		Yes	100		
		Partial N		Idle Mode On, Sleep	o Out	all		$\geq$	Yes			
				Sleep In	-11-	1			Yes			
						211						
								1/1	ンド	2		
			1	Status				Defa	ault Valu	le		
				On Sequence					00h			
Default		25		W Reset	<u>a</u> (				00h			
٢	R		H	W Reset		$\bigcirc$			00h			
				algl	<u>ار</u>							
<u></u>	J U	6	$\approx$ $ $					[	egend			
	2	P						ļ	eyenu			
N ~			IJГ	RDDISBV(52h)						1:		
		12	<u> </u>				Host	Co	mmand	_l į		
		V		♥		Ľ	Driver		rameter			
				Send Parameter	/				ameter			
Flow Chart				DBV[7:0]	/				isplay	ור !		
FIOW CHAIL										$\neg$		
									Action	>¦		
									Node	- ا د		
										$\mathcal{I}_{\frac{1}{2}}$		
									quentia	$\sum$		
									ansfer	Li ا		
	1							1				

# **RDDISBV: Read Display Brightness (5200h)**

#### 10/18/2010

### Version 0.05



# WRCTRLD: Write CTRL Display (5300h)

Inst / Para	R/W	Add	lress				Parame	ter				
Inst / Para	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRCTRLD	Write	53h	5300h	00h	0	0	BCTRL	А	DD	BL	DB	G
VOTE: "-" Don't car	e											
	This c	omman	d is used	to control ambient lig	ght, brig	ghtness a	and gam	ima sett	ting.			
	BCTR	L: Brigh	tness Co	ntrol Block On/Off								
	The B	CTRL b	it is alwa	ys used to switch brig	ghtness	s for disp	lay with	dimmin	g effect	(accord	ling to D	D bit
	BC	TRL		DESCRIPTION					PWM Pi			
		0	Off,				/POL="(					'
				and KBV[7:0] are 00	n.		/POL="1					
		1 1	Dn,	and KDV/(ZiO) are act	i. co		/POL="(				<u> </u>	
			k On/Off	and KBV[7:0] are act	ive	LEDPV	/POL="1		output		ver is du	ty)
				to control LABC bloc	~k				JI 12	1 00		
		A	11 13 1360	DESCRIPTION		2015	PWA	1 duty fo		WM Pir	<u> </u>	
			Off		n	By DB	/[7:0] of					,
			Dn		$\frac{11}{11}$		C block	oomina		DIODV		
				Control On/Off		29 21.0	<b>U</b> DIOOR	15	うた	2		
		DD		DESCRIPTION			10		$\ll$			
				mming is off			$\mathbb{C}$		1 120			
				mming is on	2	( )	2)					
	BL: Ba			Dn/Off without Dimmi	ng Effe	ct						
1	When	BL bit c	hange fr	om "On" to "Off", disp	olay bri	ghtness	is turne	d off wit	hout gra	adual di	mming,	even
			on (DD="1") is selected.									
		3L	$\approx$	DESCRIPTION					ON Pin			
Description		0	Off				IPOL="(			•	•	
l ~							<u>/POL="′</u> /POL="(					
		1	Dn				VPOL= ( VPOL="		•			• •
	DB. D	isplay B	rightness	Manual/Automatic					louput			(y)
		B	ingininooc	mandall/ratematic	D	ESCRIP	TION					
		N	lanual. th	e user has to use thi				iustmer	t of the	brightne	ess to h	ave
			n effect.			0		,		0		
		1 A	utomatic	, information about th	ne used	brightne	ess is ind	cluded i	n the ac	tive pro	file.	
	Note:	All read	l and writ	te commands are va	lid, but	there is	no effe	ct (exce	ept regis	sters ca	n be ch	ange
				are used.								
			urve Man	ual/Automatic								
		G				ESCRIP	TION					
		1		y GAMSET-comman								
				, information about th								
		-		is adapted to the bri	ghtnes	s registe	rs tor di	splay w	nen bit	BCLEF	is chan	ged
				$\rightarrow$ 1 or 1 $\rightarrow$ 0.	(۵_"0'	') dianta	v briabt	nocc	nd anm	ma++	ina cho	uld 4
				ht sensing off-mode " and G="0"). Setting								
				d GAMSET-comman				WIIIGH	vviti VVI	по різр	nay brig	
	•			nt control on, light s				always	working	, even	if backli	ght (
			-	rightness manual (DE						,, =		J

10/18/2010

# Version 0.05



# PRELIMINARY

NT35510

Restriction	-	
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
		n n
	Status	Default Value
Default	Power On Sequence	00h
	S/W Reset	00h
	H/W Reset	OQh
Flow Chart	WRCTRLD(53h) Parameter: BCTRL, A, DD, BL, DB New Control Value Loaded	Legend Command Parameter Display Action Mode Sequential transfer

10/18/2010

### Version 0.05



# RDCTRLD: Read CTRL Display Value (5400h)

Inot / Dr		Add	lress				Parame	ter				
Inst / Para	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCTRLD	Read	54h	5400h	00h	0	0	BCTRL	А	DD	BL	DB	G
NOTE: "-" Don't ca	re											
	This c	omman	d returns	ambient light, brightr	ness co	ontrol and	d gamma	a setting	g value.			
		-		ntrol Block On/Off								
	The B	CTRL b	it is alwa	ys used to switch brig	ghtness	s for disp	lay with		-	•	ing to D	D bit)
	BC	TRL		DESCRIPTION					PWM Pi			
		$\cap$	Off,				/POL="(		-		T .	
	⊢			and KBV[7:0] are 00	n.		/POL="1			-		-
		1	Dn, DBVIZ:01	and KBV[7:0] are act	ivo		/POL="( /POL="1				<u> </u>	
	Δ·ΙΔ		k On/Off		.100		n ol-		nouipui			ty)
				to control LABC bloc	ck.		~ [[					
		A		DESCRIPTION		7170	PWN	1 duty fo	or LEDP	WM Pir	1	
			Off		nr	By DB	/[7:0] of					"
		1 (	Dn				C block				<u> </u>	
	DD: D	isplay D	) imming (	Control On/Off	191	0		nK	71			
		DD	1	DESCRIPTION	<b>V</b> ~							
		0 [	Display di	mming is off			5		7 ~			
				mming is on	2	( ))	$\sim$					
1				Dn/Off without Dimmi								
				om "On" to "Off", disp	olay bri	ghtness	is turned	d off wit	hout gra	adual dii	nming,	even
		Ing on (L BL	JD="1") [	DESCRIPTION					ON Pin			
Description	Ÿ⊢		$\sim$	DESCRIPTION			IPOL="(				hinh acti	Ve)
	0	0	Off				/POL="		•	•	•	
U							POL="					
		N PC	On			LEDPV	/POL="	1": PWN	/I output	(low lev	/el is du	ty)
	DB: D	isplay B	rightness	Manual/Automatic								
		)B				ESCRIP						
		0		ne user has to use thi	is settin	ng for ma	nual ad	justmer	nt of the	brightne	ess to ha	ave
			n effect.								~··	
				, information about th								
					lla, but	there is	no ette	ct (exce	ept regis	sters cal	n be cha	angeo
		1			D	ESCRIP	TION					1
			lanual, b	y GAMSET-comman								
				, information about th		gamma	is inclu	ded in th	ne active	e profile		
	The d	imming	function	is adapted to the bri	ghtness	s registe	rs for di	splay w	hen bit	BCTRL	is chan	iged a
	DD="			$\rightarrow$ 1 or 1 $\rightarrow$ 0.								
			nhient lia	ht sensing off-mode	(A="0"	'), displa	y bright	ness a	nd gam	ma sett	ing sho	uld b
			-	-		-						
	manu	al setting	g (DB="0	" and G="0"). Setting				written	with "W	rite Disp	lay Brig	htnes
	manu (5100	al setting h)" com	g (DB="0 mand and	-	d or the	e default	one.					
	Note: when G: Ga	All read write co mma Cu G N 1 A limming 1", e.g. E	d and wri mmands urve Man Manual, by utomatic function BCTRL: 0	te commands are va are used. ual/Automatic y GAMSET-command , information about th is adapted to the brig →1 or 1→0.	lid, but D d ne used ghtness	ESCRIP	no effe TION is includ rs for di	<i>ct (exce</i> ded in the splay w	hen bit	e profile BCTRL	n be cha is chan	10

10/18/2010

# Version 0.05



# PRELIMINARY

NT35510

Restriction	-	
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
		1 a
	Status	Default Value
Default	Power On Sequence	00h
Dolaale	S/W Reset	00h
	H/W Reset	OOh
Flow Chart	RDCTRLD(54h) Send Parameter BCTRL, A, DD, BL, DB	Host Driver Parameter Display Action Mode Sequential transfer

# 10/18/2010

#### Version 0.05



Inot / Doro	R/W	Add	lress				Parame	ter				
Inst / Para	K/W	MIPI		D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRCABC	Write	55h	5500h	00h	0	0	0	0	0	0	C1	C0
IOTE: "-" Don't car	e											
	functio	onality. efined or										
Description			0	Off							~	
	0	)	1	User Interface Imag	ge (UI-N	lode)				. 1		
	1		0	Still Picture Image	(Still-Mc	de)			1	P		~
	1		1	Moving Picture Ima	ige (Mov	/ing-Mo	de)	.n.	$\mathbb{N}$			
Restriction	This r	egister i	s synchro	nized with V-sync by	<sup>,</sup> interna	l circuit.		210	<u> </u>	100		
		0		, , ,								
				Status	-	<del>1 \\ \\</del>		Δν	ailability	/		
		Normal	Mode On	, Idle Mode Off, Slee	n Out	<del>&gt; \\ \</del>		AV	Yes	5		
Register				, Idle Mode On, Slee				1	Yes	>		
Availability				Idle Mode Off, Sleep			- 1		Yes			
				Idle Mode On, Sleep			$\sim$		Yes			
				Sleep In	JOUL			U'	Yes			
	F		21						100			
			Power	Status On Sequence				Defa	ault Valu 00h	le		
Default	r —	~ ((		W Reset					00h			
	$\overline{C}$			I/W Reset					00h			
U									0011			
Flow Chart			F	WRCABC(55h)	7				Leger Comma Parame Displa Actior	nd ter		
				and Gating Function ON/OFF					Mode Sequen transfe	tial		

#### WRCABC: Write Content Adaptive Brightness Control (5500h)

#### 10/18/2010

### Version 0.05



Inst / Para	R/W	Add	ress				Parame	ter				
IIISI / Fala	N/ V V	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCABC	Read	56h	5600h	00h	0	0	0	0	0	0	C1	C0
OTE: "-" Don't cai	re											
	functio	onality.			-	-				-		
Description			0	Off								
			1	User Interface Imag	ae (UI-N	lode)				5	Λ	
	1		0	Still Picture Image						11 1		
	1	1	1	Moving Picture Ima			de)		151	1		
Restriction	-					-		> IQ	<del>li li</del>	1 10		
						. n F	211		<u> </u>	9		
				Status	25			Av	ailability	V		
		Normal I	Mode On	, Idle Mode Off, Slee	p Out	<del>≯\\\</del>	V		Yes			
Register				, Idle Mode On, Slee		~ ~		1	Yes	>		
Availability				Idle Mode Off, Sleep					Yes			
		Partial	<i>l</i> ode On,	Idle Mode On, Sleep	o Out		$\mathbb{C}$		Yes			
		25		Sleep In	a				Yes			
	A			$\sim$	<u> </u>							
		0 -	5	Status	リレ			Defa	ault Valı	Je		
Default	₽ Ĩ	- 6		On Sequence					00h			
	0	-		W Reset					00h			
U				/W Reset					00h			
		$\frac{1}{2}$										
								[		 		
								I	Leger			
			Γ	RDCABC(56h)						— <u>i</u>		
			L				Host	iro	Comma	ind		
				▼			Driver					
					7		-	¦∠⊦	Parame	ter /		
				Send Parameter C[1:0]	/			1	Diamla			
Flow Chart				0[1.0]	/				Displa	<u>y</u>		
									Actior	ī <u>~</u> i		
										<u> </u>		
									Mode			
									Sequen	tia		
									transfe			
								`		į		
								<u> </u>		'		

#### **RDCABC: Read Content Adaptive Brightness Control (5600h)**

#### 10/18/2010

# Version 0.05




# WRHYSTE: Write Hysteresis (5700h~573Fh)

Inst / Para	R/W	Add	ress				Parame	ter				1
inst / i aia	10/00	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	DC
			5700h	00h	l0115	l0114	l0113	l0112	l0111	l0110	1019	101
			5701h	00h	l017	1016	1015	1014	1013	1012	l011	101
			5702h	00h	l0215	10214	10213	10212	l0211	10210	1029	102
			5703h	00h	1027	1026	1025	1024	1023	1022	1021	102
			:	00h	In15	In14	In13	ln12	In11	In10	In9	Int
			:	00h	ln7	In6	In5	In4	In3	In2	ln1	In(
			571Ch	00h	11515	l1514	l1513	l1512	l1511	l1510	1159	115
			571Dh	00h	l157	l156	l155	l154	1153	1152	1151	115
			571Eh	00h	11615	l1614	l1613	11612	11611	11610	I169	116
WRHYSTE	Write	57h	571Fh	00h	l167	l166	1165	1164	<b>J163</b>	l162	l161	116
WRITISTE	vviite	5711	5720h	00h	D0115	D0114	D0113	D0112	D0111	D0110	D019	D0 <sup>-</sup>
			5721h	00h	D017	D016	D015	D014	D013	D012	D011	D0 <sup>-</sup>
			5722h	00b	D0215	D0214	D0213	D0212	D0211	D0210	D029	D02
			5723h	00h	D027	D026	D025	D024	D023	D022	D021	D02
			n: []	00h	Dn15	Dn14	Dn13	Dn12	Dn11	Dn10	Dn9	Dn
			P WS	00h	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn
			573Ch	💊 00h 🦳	D1515	D1514	D1513	D1512	D1511	D1510	D159	D1:
			573Dh	00h	D157	D156	D155	D154	D153	D152	D151	D0 <sup>-</sup>
		70	573Eh	00h	D1615	D1614	D1613	D1612	D1611	D1610	D169	D16
_ // (/ )) 🏹			573Fh	00h	D167	D166	D165	D164	D163	D162	D161	D16
OTE: "-" Don't care	e 🔨											
U –				to define Hysteresis								
Description				ent values and Dn[1				values.				
Description				arameter values after 6[15 : 0] bits are alv				Fh)" in	ternally	if 115[1	5 · 01 bi	its a
	-	-		valid and less than "6	-		-	1 11) 111	ternally,	1110[1	0.010	1.5 a
Restriction	-											
				Status				Av	ailability	1		
			Mode On	, Idle Mode Off, Slee	n Out				Yes			
		Normal I			pOut							
Register				, Idle Mode On, Slee					Yes			
Register Availability		Normal N Partial N	Mode On Iode On,	, Idle Mode On, Slee Idle Mode Off, Slee	p Out o Out				Yes			
-		Normal N Partial N	Mode On Iode On,	, Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee	p Out o Out				Yes Yes			
-		Normal N Partial N	Mode On Iode On,	, Idle Mode On, Slee Idle Mode Off, Slee	p Out o Out				Yes			
-		Normal N Partial N	Mode On Iode On,	, Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee	p Out o Out				Yes Yes			
-		Normal N Partial N	Mode On Iode On,	, Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee	p Out o Out			Defa	Yes Yes	le		
Availability		Normal N Partial N	Mode On Iode On, Iode On,	, Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	p Out o Out			Defa	Yes Yes Yes	IE		
-		Normal N Partial N	Mode On Node On, Node On, Power	, Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In Status	p Out o Out			Defa	Yes Yes Yes ault Valu	le		

10/18/2010





#### 10/18/2010

### Version 0.05




WRGAMMSET W NOTE: "-" Don't care	his commar amma valu Gn[3 011 021	5800h 5801h 5802h 5803h 5804h 5805h 5806h 5807h d is used e is define 0]	Parameter	-	D6 G022 G042 G062 G102 G122 G142 G162		D4 G020 G040 G060 G100 G120 G140 G160	D3 G013 G053 G073 G093 G113 G133 G153	D2 G012 G032 G052 G072 G192 G112 G132 G152	D1 G011 G031 G051 G071 G111 G131 G151	D0 G010 G050 G070 G090 G110 G130 G150								
NOTE: "-" Don't care Th Gi Description	his commar Samma valu Gn[3 011 021	5800h 5801h 5802h 5803h 5804h 5805h 5806h 5807h d is used e is define 0]	00h 00h 00h 00h 00h 00h 00h 00h to define gamma set ed on command "Gan Parameter	G043 G063 G103 G123 G143 G163	G042 G062 G102 G122 G142 G162	G041 G061 G081 G101 G121 G141 G161	G040 G060 G080 G100 G120 G140 G160	G033 G053 G073 G093 G113 G133 G153	G032 G052 G072 G092 G112 G132	G031 G051 G071 G091 G111 G131	G030 G050 G070 G090 G110 G130								
NOTE: "-" Don't care Th Gi Description	his commar Samma valu Gn[3 011 021	5802h 5803h 5804h 5805h 5806h 5807h d is used e is define 0]	00h 00h 00h 00h 00h 00h to define gamma set ed on command "Gan Parameter	G063 G083 G103 G123 G143 G163	G062 G082 G102 G122 G142 G162	G061 G081 G101 G121 G141 G161	G060 G080 G100 G120 G140 G160	G053 G073 G093 G113 G133 G153	G052 G072 G092 G112 G132	G051 G071 G091 G111 G131	G050 G070 G090 G110 G130								
NOTE: "-" Don't care Th Gi Description	his commar Samma valu Gn[3 011 021	5803h 5804h 5805h 5806h 5807h d is used e is define 0]	00h 00h 00h 00h 00h to define gamma set ed on command "Gan Parameter	G083 G103 G123 G143 G163	G082 G102 G122 G142 G162 ues for e	G081 G101 G121 G141 G161	G080 G100 G120 G140 G160	G073 G093 G113 G133 G153	G072 G092 G112 G132	G071 G091 G111 G131	G070 G090 G110 G130								
NOTE: "-" Don't care Th Gi Description	his commar Samma valu Gn[3 011 021	5804h 5805h 5806h 5807h d is used e is define 0]	00h 00h 00h 00h to define gamma set ed on command "Gan Parameter	G103 G123 G143 G163	G102 G122 G142 G162 ues for e	G101 G121 G141 G161	G100 G120 G140 G160	G093 G113 G133 G153	G092 G112 G132	G091 G111 G131	G090 G110 G130								
NOTE: "-" Don't care Th Gi Description	his commar Samma valu Gn[3 011 021	5805h 5806h 5807h ad is used e is define 0]	00h 00h 00h to define gamma set ed on command "Gan Parameter	G123 G143 G163 tting valu	G122 G142 G162 ues for e	G121 G141 G161	G120 G140 G160	G113 G133 G153	G112 G132	G111 G131	G110 G130								
Description	amma valu Gn[3 011 021	5806h 5807h ad is used e is define 0]	00h 00h to define gamma set ed on command "Gan Parameter	G143 G163	G142 G162 ues for e	G141 G161 each lun	G140 G160	G133 G153	G132	G131	G130								
Description	amma valu Gn[3 011 021	5807h nd is used e is define :0]	00h to define gamma set ed on command "Gan Parameter	G163	G162 ues for e	G161 each lun	G160	G153											
Description	amma valu Gn[3 011 021	nd is used e is define :0]	to define gamma set ed on command "Gan Parameter	ting valu	ues for e	each lun	~		G152	G151	G150								
Description	amma valu Gn[3 011 021	e is define :0] 1	ed on command "Gan Parameter	-			ninance	level.											
Gi Description	amma valu Gn[3 011 021	e is define :0] 1	ed on command "Gan Parameter	-			ninance	level.	UU										
Description	Gn[3 011 021	:0] 1	Parameter	nma Set	t (2600h	)".													
	01F 02F	)						Gamma value is defined on command "Gamma Set (2600h)"											
	021		000		Curve Selected														
			GC0		🥏 Ga	mma C	urve 1 (	G=2.2)											
Restriction -		1	GC1		U U	Re	served	シア	2										
Restriction -	04ł	1	GC2 GC3	10.	Reserved														
Restriction -	180	Re	served	1 Dr															
		Availability																	
	Normal	Mode On	Yes																
Register	Normal	Yes																	
Availability	Partial	Yes																	
U	Partial	Yes																	
			Yes																
			ŢŢ																
	Status						Defa	ult Valu	le										
Default			r On Sequence					01h											
			S/W Reset					01h											
			1/VV Reset		1			01h											

#### WRGAMMSET: Write Gamma Setting (5800h~5807h)

### 10/18/2010

#### Version 0.05





#### 10/18/2010

# Version 0.05



# RDFSVM: Read FS Value MSBs (5A00h)

Inst / Para	R/W	Add	ress				Parame	ter				
inst / Pala	r./ V V	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDFSVM	Read	5Ah	5A00h	00h	FSV15	FSV14	FSV13	FSV12	FSV11	FSV10	FSV9	FSV8
NOTE: "-" Don't car	e											
Description	This command returns MSBs (FSV[15:8]) of the "Front Side Ambient Light Sensor Value" after the flicker has been removed from ambient light reading. Another command for LSBs (FSV[7:0]). See the command "Read FS Value LSBs (5B00h)". When using read LSBs/MSBs command, corresponding MSBs/LSBs should be locked so that they refer to the same value when LSBs/MSBs are read. After reading both values, registers for MSBs and LSBs should be released. And that if e.g. LSBs are read and there is no MSBs read command, the next LSBs read will also update MSBs. If MSBs are read at first, the next MSBs read will update LSBs. If any other commands are received between LSBs read command and MSBs read command, the registers for MSBs and LSBs should be released. FSV[15:8] should be 00h when bit 'A' of the "Write CTRL Display (5300h)" command is "0". <i>Note: Although FSV[15:0] is 16-bit length register, the valid value range is 0 ~ 65535 (0000h ~ FFFFh), It other words, user don't care about the parameter values over than "65535 (FFFFh)".</i>											y refe I LSBs t LSBs td, the
Restriction	-	· · · ·		0 -						2		
Register Availability Default		Normal I Partial N	Mode On, Aode On, Aode On, Power	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In Status On Sequence S/W Reset	p Out o Out				ailability Yes Yes Yes Yes ault Valu 00h 00h 00h			
Flow Chart				RDFSVM(5Ah)	7		Host Driver		egend ommano aramete Display Action Mode equentia ransfer			

#### 10/18/2010

### Version 0.05



# RDFSVL: Read FS Value LSBs (5B00h)

Inst / Para		Add	ress				Parame	ter										
IIISt / Fala	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0						
RDFSVL	Read	5Bh	5B00h	00h	FSV7	FSV6	FSV5	FSV4	FSV3	FSV2	FSV1	FSV0						
NOTE: "-" Don't car	TE: "-" Don't care																	
Description	This command returns LSBs (FSV[7:0]) of the "Front Side Ambient Light Sensor Value" after the flicke has been removed from ambient light reading. Another command for MSBs (FSV[15:8]). See the command "Read FS Value MSBs (5A00h)". When using read LSBs/MSBs command, corresponding MSBs/LSBs should be locked so that they refe to the same value when LSBs/MSBs are read. After reading both values, registers for MSBs and LSB should be released. And that if e.g. LSBs are read and there is no MSBs read command, the next LSB read will also update MSBs. If MSBs are read at first, the next MSBs read will update LSBs. If any other commands are received between LSBs read command and MSBs read command, the registers for MSBs and LSBs should be released. FSV[7:0] should be 00h when bit 'A' of the "Write CTRL Display (5300h)" command is "0". <i>Note: Although FSV[15:0] is 16-bit length register, the valid value range is 0 ~</i> 65535 (0000h ~ FFFFh), I other words, user don't care about the parameter values over than "65535 (FFFFh)".											ey refer I LSBs t LSBs nd, the						
Restriction	-	-																
Register Availability Default		Normal I Partial N	Mode On Aode On, Aode On, Power	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In Status On Sequence S/W Reset	p Out		2		ailability Yes Yes Yes Yes ault Valu 00h 00h 00h									
Flow Chart				RDFSVL(5Bh) Send Parameter FSV[7:0]	7		Host Driver		egend ommand aramete Display Action Mode equentia ransfer									

#### 10/18/2010

# Version 0.05



Inst / Para	R/W Address Parameter												
	r///	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDMFFSVM	Read	5Ch	5C00h	00h	FFSV15	FFSV14	FFSV13	FFSV12	FFSV11	FFSV10	FFSV9	FFSV8	
NOTE: "-" Don't care													
Description	This command returns MSBs (FFSV[15:8]) of the "Front Side Ambient Light Sensor Value" after the median filter. Another command for LSBs (FFSV[7:0]). See the command "Read Median Filter FS Value LSBs (5D00h)". When using read LSBs/MSBs command, corresponding MSBs/LSBs should be locked so that they refe to the same value when LSBs/MSBs are read. After reading both values, registers for MSBs and LSBs should be released. And that if e.g. LSBs are read and there is no MSBs read command, the next LSBs read will also update MSBs. If MSBs are read at first, the next MSBs read will update LSBs. If any other commands are received between LSBs read command and MSBs read command, the registers for MSBs and LSBs should be released. FFSV[15:8] should be 00h when bit 'A' of the "Write CTRL Display (5300h)" command is "0". <i>Note: Although FFSV[15:0] is 16-bit length register, the valid value range is 0 ~ 65535 (0000h ~ FFFFh)</i> <i>In other words, user don't care about the parameter values over than "65535 (FFFFh)".</i>												
Restriction	-												
Register Availability Oddate Default	NS -	Normal I Partial N	Mode On Node On, Node On, Power	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In Status On Sequence ;/W Reset	p Out		S		ailability Yes Yes Yes Yes Ault Valu 00h 00h 00h				
Flow Chart				RDMFFSVM(5Ch)	7		Host Driver		egend ommano iramete Display Action Mode equentiar				

# RDMFFSVM: Read Median Filter FS Value MSBs (5C00h)

#### 10/18/2010

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

324



Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Pala	r///	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDMFFSVL	Read	5Dh	5D00h	00h	FFSV7	FFSV6	FFSV5	FFSV4	FFSV3	FFSV2	FFSV1	FFSVC
NOTE: "-" Don't car	е											
Description	media Anoth (5C00 When to the should read v If any registe FFSV <i>Note:</i>	n filter. er comr h)". using re same v be rele vill also u other c ers for N [7:0] sho Althougu	nand for ad LSBs alue whe based. Ar update M command ISBs and build be 00 h FSV[15	S LSBs (FDSV[7:0]) MSBs (FFSV[15:8]) MSBs command, co n LSBs/MSBs are re- nd that if e.g. LSBs and ISBs. If MSBs are re- ls are received betwo LSBs should be rele On when bit 'A' of the 5:0] is 16-bit length re- t care about the para	. See t prrespor ead. Afte re read ad at firs veen LS vased. "Write ( gister, th	he com nding M er readir and the st, the ne BBs read CTRL D he valid	mand "I SBs/LSI ng both re is no ext MSB d comm isplay (5 value re	Read M Bs shou values, MSBs r s read and an i300h)" inge is 0	ledian I Id be lo register ead cor will upda d MSB: comma 0 ~ 6553	Filter FS cked so rs for MS nmand, ate LSBs s read nd is "0" 35 (0000	S Value that the SBs and the nex s.	MSBs ey refer d LSBs t LSBs t LSBs
Restriction	-					U U			シテ	1		
Register Availability Default	No.	Normal I Partial N	Mode On, Aode On, Aode On, Power	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In Status Con Sequence /W Reset	p Out		3		ailability Yes Yes Yes Yes Yes ault Valu 00h 00h			
Flow Chart				RDMFFSVL(5Dh)	7		Host Driver		egend mmano ramete Display Action Mode equentia ransfer			

# RDMFFSVL: Read Median Filter FS Value LSBs (5D00h)

#### 10/18/2010

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

325



Inst / Para	R/W	Add	ress				Param	eter				
1115t / Fala	17/11	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRCABCMB	Write	5Eh	5E00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CME
DTE: "-" Don't car	е											
Description	In prin	ciple re	lationship	to set the minimum is that 00h value for CABC.	•							meai
Restriction	-											
Register Availability	1	Normal I Partial N	Mode On <i>I</i> lode On,	Status , Idle Mode Off, Sle , Idle Mode On, Sle Idle Mode Off, Sle Idle Mode On, Sle Sleep In	ep Out ep Out			A	vailabilit Yes Yes Yes Yes Yes Yes			1
Default				Status On Sequence W Reset /W Reset	24 24		S	De	ault Val 00h 00h 00h	ue		
Flow Chart			Pa	Arameter CMB[7:0					Lege Comma Parame Displa Action Mode	and eter ay n n n n n		

## WRCABCMB: Write CABC minimum brightness (5E00h)

#### 10/18/2010

## Version 0.05



Inst / Para	R/W	Add	ress				Paramet	ter					
IIISI / Fala		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDCABCMB	Read	5Fh	5F00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMBC	
OTE: "-" Don't car	е												
Description	In prin the hig CMB[7	ciple rel hest bri	ationship ghtness f inimum b	ne minimum brightne is that 00h value m for CABC. rightness forCABC s	eans th	e lowes	t brightr	ess for					
Restriction	-												
Register Availability	1	Normal N Partial N	<i>l</i> lode On lode On, lode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	p Out			AV	ailability Yes Yes Yes Yes Yes				
Default Flow Chart			RI	Status On Sequence /W Reset /W Reset DCABCMB(5Fh) end Parameter CMB[7:0]	7		Host		ault Valu 00h 00h 00h Legen ommar aramete Display Action Mode equent transfe				

## RDCABCMB: Read CABC minimum brightness (5F00h)

#### 10/18/2010

## Version 0.05



Inst / Para		Add	ress				Parame	ter										
inst / Para	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0						
WRLSCC	W/rito	65h	6500h	00h	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC						
WRESCO	ville	0511	6501h	00h	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC						
TE: "-" Don't cai	æ	Write         6500h         00h         CC15         CC14         CC13         CC12         CC11         CC10         CC9           6501h         00h         CC7         CC6         CC5         CC4         CC3         CC2         CC1																
Description																		
Restriction	The d	isplay sι	upplier ca	annot use this comma	and for t	uning (e	.g. facto	ory tunin	ig, etc.).									
						-				-	1							
				Status				Av	ailability	$A \mid P$								
		Normal Mode On, Idle Mode Off, Sleep OutYesNormal Mode On, Idle Mode On, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYesPartial Mode On, Idle Mode On, Sleep OutYes																
Register					•			212	CC12 CC11 CC10 CC9 C CC4 CC3 CC2 CC1 C CC[15:0]). D00 in binary). y tuning, etc.). Availability Yes Yes Yes Yes Yes Yes Yes Yes Legend Command									
Availability									Yes									
		Partial N	lode On		o Out	21/1/		لارم										
				Sleep In					Yes	3								
						-		-		ability es es es es es es es es es es es es es								
									4 CC3 CC2 CC1 C 15 : 0]). in binary). ning, etc.). Availability Yes Yes Yes Yes Yes Yes Yes Yes									
			<u>    2</u>	Status	V			- 11 1		ie								
Default			174		- (													
	NE				<del>}}  </del>	+	$\bigcirc$											
1				W Reset					500011									
		0 "	5		リビ			r — -										
	U U		$\Rightarrow$ \					i	Lege	nd i								
	~								U									
7 ~		)///		WRLSCC(65h)				į,										
		1 / 1		•				ιĽ	Comma	and								
		U	1 <sup>st</sup>	Parameter CC[15:	<sub>81</sub>			¦/ī	Parame	eter Z								
			$\angle$					j <u> </u>										
Flow Chart				•					Displa	av )								
			2"	<sup>d</sup> Parameter CC[7:0														
					<u></u>			_i<	Actio	<u>n                                    </u>								
				★					Mode	<u> </u>								
			/	New CC					wiedd									
			<	Value Loaded	>				Sequer									
									transf	ieri								
	1							i										

# WRLSCC: Write Light Sensor Compensation Coefficient Value (6500h~6501h)

#### 10/18/2010

#### Version 0.05



Inst / Para	R/W	Add	ress				Parame	ter					
inst / Para	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	DC	
RDLSCCM	Write	66h	6600h	00h	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC	
)TE: "-" Don't ca	re									•			
	This c	omman	d returns	MSBs of the comper	nsation (	coefficie	nt value	(CC[15	:8]) whi	ich is sto	ored by '	"Writ	
Description	•		•	ation Coefficient Val	•	,							
Decemption				of "Light Sensor Co	•				•		"100		
Destriction											re "100	00 00	
Restriction	The d	isplay st	applier ca	nnot use this comma	and for t	uning (e	.g. racio	ory tunin	g, etc.).		T		
				0						A = A	+ + -		
				Status	0.1			Av					
Register				, Idle Mode Off, Slee				Availability Yes Yes					
Availability				, Idle Mode On, Slee Idle Mode Off, Slee					Yes Yes	y). MSBs are "1000 ( c.). (lity			
				Idle Mode On, Slee					Yes				
				Sleep In		۶ \\ \	し		Yes	3			
						1		1		2			
						1	7		とゞ				
			~~ []	Status	<b>y</b>		$\gg$	Defa	ult Valu	le			
Default		15	Power	On Sequence	•				80h				
Doluan	n <sup>c</sup>		S	W Reset					80h				
7				/W Reset					80h				
		70			リビ								
	U U		$\Rightarrow$ \					[·					
	~	<u> </u>							Leger	na i			
0 ~				RDLSCCM(66h)						— <u>i</u>			
							Host	iro	omma	nd ¦			
		U		▼			Driver						
				Send Parameter	7			¦	arame				
				CC[15:8]	/			1	Dianla				
Flow Chart					/				Displa	<u>×</u>			
									Action				
									Mode				
									equen	tia			
								iC	transfe				

# RDLSCCM: Read Light Sensor Compensation Coefficient Value MSBs (6600h)

#### 10/18/2010

#### Version 0.05



	MIPI 67h	Others 6700h	D[15:8] (Non-MIPI) 00h	D7 CC7	D6	D5	D4	D3	D2	D1	D0	
This co	67h	6700h	00h	007	0.00							
					CC6	CC5	CC4	CC3	CC2	CC1	CC	
									•			
t can	Sensor ( read MS	Compens Bs/LSBs	LSBs of the compen ation Coefficient Valu of "Light Sensor Co ensation coefficient is	ue (650 <sup>.</sup> mpensa	Ih)" com tion Coe	nmand. efficient	value" v	with any	v order.	-		
The di	splay su	ıpplier ca	nnot use this comma	ind for t	uning (e	.g. facto	ory tunin	g, etc.).				
۱ ا	Status     Availability       Normal Mode On, Idle Mode Off, Sleep Out     Yes       Normal Mode On, Idle Mode On, Sleep Out     Yes       Partial Mode On, Idle Mode Off, Sleep Out     Yes       Partial Mode On, Idle Mode On, Sleep Out     Yes       Status     Yes       Status     Default Value       Power On Sequence     Ooh       S/W Reset     Ooh       H/W Reset     Ooh											
		·····	••••••••••••••••••••••••••••••••••••••	7			• ¦ 📛	Comma Parame Displa Actior				
	The di	The display su Normal N Normal N Partial N	he display supplier ca	Status         Normal Mode On, Idle Mode Off, Slee         Normal Mode On, Idle Mode On, Slee         Partial Mode On, Idle Mode Off, Slee         Partial Mode On, Idle Mode Off, Slee         Partial Mode On, Idle Mode Off, Slee         Status         Sleep In         Status         Power On Sequence         S/W Reset         H/W Reset         RDLSCCL(67h)         Send Parameter	The display supplier cannot use this command for the display supplier cannot use this command for the status Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In           Status           Power On Sequence           S/W Reset           H/W Reset	The display supplier cannot use this command for tuning (e         Status         Normal Mode On, Idle Mode Off, Sleep Out         Partial Mode On, Idle Mode On, Sleep Out         Partial Mode On, Idle Mode On, Sleep Out         Partial Mode On, Idle Mode On, Sleep Out         Status         Power On, Idle Mode On, Sleep Out         Status         Power On Sequence         S/W Reset         H/W Reset         RDLSCCL(67h)         Send Parameter	The display supplier cannot use this command for tuning (e.g. factors)         Status         Normal Mode On, Idle Mode Off, Sleep Out         Normal Mode On, Idle Mode On, Sleep Out         Partial Mode On, Idle Mode Off, Sleep Out         Partial Mode On, Idle Mode On, Sleep Out         Status         Partial Mode On, Idle Mode On, Sleep Out         Status         Power On Sequence         SW Reset         H/W Reset         H/W Reset         For Parameter	he display supplier cannot use this command for tuning (e.g. factory tunin         Status       Av         Normal Mode On, Idle Mode Off, Sleep Out       Av         Normal Mode On, Idle Mode On, Sleep Out       Partial Mode On, Idle Mode On, Sleep Out         Partial Mode On, Idle Mode On, Sleep Out       Partial Mode On, Idle Mode On, Sleep Out         Partial Mode On, Idle Mode On, Sleep Out       Sleep In         Status       Defe         Power On Sequence       S/W' Reset         H/W Reset       H/W Reset         H/W Reset       For CC[7:0]	he display supplier cannot use this command for tuning (e.g. factory tuning, etc.)         Status       Availability         Normal Mode On, Idle Mode Off, Sleep Out       Yes         Partial Mode On, Idle Mode Off, Sleep Out       Yes         Partial Mode On, Idle Mode Off, Sleep Out       Yes         Sleep In       Yes         Sleep In       Yes         Status       Default Value         Power On Sequence       00h         SW Reset       00h         HW Reset       00h         CC[7:0]       Host         CC[7:0]       Diver	The display supplier cannot use this command for tuning (e.g. factory tuning, etc.).         Status       Availability         Normal Mode On, Idle Mode Off, Sleep Out       Yes         Normal Mode On, Idle Mode On, Sleep Out       Yes         Partial Mode On, Idle Mode Off, Sleep Out       Yes         Partial Mode On, Idle Mode Off, Sleep Out       Yes         Partial Mode On, Idle Mode On, Sleep Out       Yes         Sleep In       Yes         Status       Default Value         Ower On Sequence       00h         S/W Reset       00h         H/W Reset       00h         H/W Reset       00h         Partial Parameter       Parameter	Status       Availability         Normal Mode On, Idle Mode Off, Sleep Out       Yes         Normal Mode On, Idle Mode On, Sleep Out       Yes         Partial Mode On, Idle Mode Off, Sleep Out       Yes         Partial Mode On, Idle Mode On, Sleep Out       Yes         Status       Default Value         Power, On Sequence       00h         SW Reset       00h         HW Reset       00h         HW Reset       00h         CC[7:0]       Host         Display       Action         Mode       Mode	

# RDLSCCL: Read Light Sensor Compensation Coefficient Value LSBs (6700h)

#### 10/18/2010

## Version 0.05



Inst / Para	R/W	Add	ress				Parame	ter				
liist / Fala	1.7, 4.4	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDBWLB	Read	70h	7000h	00h	Bkx1	Bkx0	Bky1	Bky0	Wx1	ility alue Before MTP 00h 00h 00h 00h		
DTE: "-" Don't cai	e											
Description	Black:	ommano Bkx ano : Wx ano	d Bky	the lowest bits of bla	ck and	white co	lor char	acterist	ic.			
Restriction	-											
		Normal	Vlode On	Status , Idle Mode Off, Slee	n Out			Av	ailability Yes			
Register				, Idle Mode On, Slee				~	Yes	1		
Availability				Idle Mode Off, Sleep			~	2	Yes		-	
				Idle Mode On, Sleep		25		$\geq$	Yes			
		r artiar i		Sleep In	<u>, ou</u>	<del>&gt; () ()</del>			Yes			
									100	3		
			<u>л П</u>	Status	Mi		After M		ault Valu		MTP	
Default		1	Power	On Sequence		$\frown$	MTP Va					
		11		W Reset		1 11	MTP Va					
			AV	/W Reset			MTP Va					
NO.				RDBWLB(70h)			Host		Legen			
Flow Chart			/ в	end Parameter kx[1:0], Bky[1:0] /x[1:0], Wy[1:0]	7	l	Driver		aramet Display Action	$\leq$		
									Mode equent transfe			

## RDBWLB: Read Black/White Low Bits (7000h)

#### 10/18/2010

## Version 0.05



## RDBkx: Read Bkx (7100h)

Inst / Para	R/W	Add	lress				Parame	ter				
ilist / Fala	N/ V V	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDBkx	Read	71h	7100h	00h	Bkx9	Bkx8	Bkx7	Bkx6	Bkx5	Bkx4	Bkx3	Bkx2
OTE: "-" Don't car	e											
Description	This c	omman	d returns	the Bkx bit (Bkx[9:2])	) of blac	k color (	characte	eristic.				
Restriction	-											
				Status				Av	ailability	/		
				, Idle Mode Off, Slee	•				Yes		1	
Register Availability				, Idle Mode On, Slee					Yes	<u>A I</u> A	$\underline{H}$	
Availability				Idle Mode Off, Sleep					Yes	<u> </u>		2
		Partial N		Idle Mode On, Sleep	o Out		_	2 <u> </u>	Yes	Bkx5 Bkx4 Bkx3 E		
				Sleep In				$\geq$	Yes			
						21111		UN N				
				- ^		₽\\\\	と	Def	ault Vali	le		
				Status		<b>₩</b>	After M			~	MTP	
Default			Power	On Sequence			MTP Va			-		
				W Reset	-		MTP Va		7 00,			
		25		W Reset	n		MTP Va			00	)h	
1	A											
NON				RDBkx(71h)			Host Driver		Legen	nd		
Flow Chart			s	Send Parameter Bkx[9:2]	7				Display Action Mode			
									transfe			

# 10/18/2010

# Version 0.05



## RDBky: Read Bky (7200h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Pala	r///	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDBky	Read	72h	7200h	00h	Bky9	Bky8	Bky7	Bky6	Bky5	Bky4	Bky3	Bkyź
OTE: "-" Don't care	е											
Description	This c	omman	d returns	the Bky bit (Bky[9:2])	) of blac	k color o	characte	eristic.				
Restriction	-											
						1						
				Status				Av	ailability	/		
Register				, Idle Mode Off, Slee	-				Yes	Ń	-11-	
Availability				, Idle Mode On, Slee					Yes	<u>A I</u> N	+H	
/ Wanability				Idle Mode Off, Sleep					Yes	-\\  ⊧		2
		Partial		Idle Mode On, Sleep Sleep In	Out			2	Yes Yes	<del>. \\U</del>	-	
						25			165			
						2			•			
					.1112	P \\\	V	Defa	ault Valu	ie		
				Status		<b>v</b>	After M			Before	MTP	
Default			Power	On Sequence			MTP Va	<del>- 11 11 .</del>		00	)h	
			<b>5</b>	W Reset			MTP Va	lue		00	)h	
		25		W Reset	<u>a</u>		MTP Va	lue	-	00	)h	
1	A			×		$\bigcirc$						
JON				RDBky(72h)	کار	3			Legen	d   		
	<u> </u>					 Г	Host Driver		ommar			
		$\mathbb{N}_{\mathcal{I}}$			7			i <u>/</u> Pa	aramet	er /		
				Send Parameter Bky[9:2]	/				D'	$\neg$		
Flow Chart									Display	<u></u>		
								$\langle \langle \rangle$	Action	⊃İ		
										$\leq$		
									Mode	$\square$		
								1/s	equent	ial		
									transfe			
								i				

# 10/18/2010

## Version 0.05



#### RDWx: Read Wx (7300h)

Inst / Para	R/W	Add	lress				Parame	ter				
IIISt / Fala	r///	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDWx	Read	73h	7300h	00h	Wx9	Wx8	Wx7	Wx6	Wx5	Wx4	Wx3	Wxź
IOTE: "-" Don't cai	re											
Description	This c	omman	d returns	the Wx bit (Wx[9:2])	of white	color cl	naractei	ristic.				
Restriction	-											
				Status				Av	ailability	/		
		Normal I	Mode On	, Idle Mode Off, Slee	p Out				Yes	-	1	
Register Availability				, Idle Mode On, Slee					Yes	<u>a 10</u>		
Availability				Idle Mode Off, Sleep						<u> </u>		2
		Partial N		Idle Mode On, Sleep	o Out		_	2 f.)	Yes Yes Yes Default Value Before MTP 00h 00h			
				Sleep In			સાહિ		Yes			
						2111		Ü				
				2		$\mathbf{p}$		Dof				
				Status		-	After M			-	MTP	
Default			Power	· On Sequence			MTP Va	- 11 11		-		
				S/W Reset	~		MTP Va					
		15		W Reset	a (		MTP Va	<u> </u>		00		
				$\sim$								
		70,		alst	٦			, !	Legen	 d 1		
		~ (	$\gg$ L $+$	RDWx(73h)				1		$\neg$		
	0	$\mathbb{N}$					Host		ommar	nd I		
U		$\mathbb{N}$		••••••	•••••	 ז	Driver			!		
		$\mathbb{N}_{\mathcal{I}}$			7			i/ Pi	aramet	er /		
			/ 5	Send Parameter Wx[9:2]	/					$\neg$		
Flow Chart				VVX[9.2]					Display	<u></u>		
								$\langle \langle \rangle$	Action	$\geq$		
										$\leq \cdot$		
									Mode	$\square$		
								1/S	equent	ial		
									transfe			
										]		

# 10/18/2010

## Version 0.05



#### RDWy: Read Wy (7400h)

Inst / Para	R/W	Ado	lress				Parame	ter				
IIISU / Fala	r///	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDWy	Read	74h	7400h	00h	Wy9	Wy8	Wy7	Wy6	Wy5	Wy4	Wy3	Wyź
OTE: "-" Don't ca	re											
Description	This c	omman	d returns	the Wy bit (Wy[9:2])	of white	color cl	haracte	ristic.				
Restriction	-											
				Status				Av	ailability	/		
				, Idle Mode Off, Slee	•				Yes		1	
Register Availability				, Idle Mode On, Slee					Yes	<u>A IR</u>		
Availability				Idle Mode Off, Sleep					Yes	<u> </u>		2
		Partial N		Idle Mode On, Sleep	o Out		_	<i>≥₩</i>	Yes	<u>U</u>		
				Sleep In					Yes			
						21111		UN N				
						₽\\\\		Defa	ault Valu	le		
				Status		<b>*</b>	After M			Before	MTP	
Default			Power	On Sequence			MTP Va			00		
				W Reset			MTP Va			00	)h	
		25	<b>F</b>	W Reset	n		MTP Va	alue	-	00	)h	
				<u>* _ (?)</u>								
		$\langle N \rangle$			л\_	3		<u>ا – – ا</u>				
		0-	5		クビ				Legen	d		
		~ (	$\mathcal{A}$	RDWy(74h)				į		$\neg$		
	0	$\mathbb{Z} \times \mathbb{Z}$					Host		ommar	nd I		
U		$\mathbb{N}$		••••••		 1	Driver			!		
		$\mathbb{N}_{\mathcal{I}}$			7	L		i∕ P	aramet	er /¦		
			/ 5	Send Parameter Wy[9:2]	/							
Flow Chart				vvy[9.2]					Display	<u></u>		
								$\langle \langle \rangle$	Action	$\geq$		
										$\leq$		
									Mode			
	Se									ial		
									transfe			

# 10/18/2010

## Version 0.05



Inst / Para	R/W	Add	ress				Parame	ter				
inst / Para	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDRGLB	Read	75h	7500h	00h	Rx1	Rx0	Ry1	Ry0	Gx1	bility s s s s s s s s s s s s s		Gy
OTE: "-" Don't cai	e											
Description	This c Red: F	ommand Rx and F : Gx and	ly .	the lowest bits of red	and gro	een colo	or chara	cteristic				
Restriction	-											
Register Availability		Normal N Partial N	<i>l</i> ode On lode On, lode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In	o Out o Out			Av	ailability Yes Yes Yes Yes Yes			n
Default			S	Status On Sequence /W Reset /W Reset			After M MTP Va MTP Va MTP Va	TP lue lue	ault Valu	Before 00 00	h h	
Flow Chart			S	RDRGLB(75h)	7	[	Host Driver		ommar oraramete Display Action Mode	nd er		
									equent transfe			

## RDRGLB: Read Red/Green Low Bits (7500h)

#### 10/18/2010

#### Version 0.05



#### RDRx: Read Rx (7600h)

Inst / Para	R/W	Add	lress				Parame	ter				
Inst / Para	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDRx	Read	76h	7600h	00h	Rx9	Rx8	Rx7	Rx6	Rx5	Rx4	Rx3	Rx2
OTE: "-" Don't cai	re											
Description	This c	omman	d returns	the Rx bit (Rx[9:2]) o	f red co	lor char	acteristi	C.				
Restriction	-											
				Status				Av	ailability	/		
Devictor				, Idle Mode Off, Slee					Yes	~	1	
Register Availability				, Idle Mode On, Slee					Yes	<u>A IR</u>		-
Availability				Idle Mode Off, Sleep					Yes	<u> </u>		2
		Partial N		Idle Mode On, Sleep	Out		0	2	Yes	<u>U</u>		
				Sleep In				$\Rightarrow$	Yes			
						2111						
						<del>₽\\\</del>		Defa	ault Valu	le		
				Status		~	After M			Before	MTP	
Default			Power	On Sequence			MTP Va			00		
				S/W Reset			MTP Va			00		
		25	<b>F</b>	W Reset	<b>n</b>		MTP Va	lue	-	00	)h	
1				$\sim$								
		711,	Les I	alst	则			, 	Legen	d		
		~ (	$\mathcal{A}$	RDRx(76h)				į		$\neg$		
	C.	$\mathbb{Z}$	<u> </u>				Host		ommar	nd		
U		$\mathbb{N}$	<u> </u>	↓		 ۲	Driver					
		$\mathbb{N}_{\mathcal{I}}$	$\int_{a}$	Send Parameter	7	_		¦∠ Pa	aramet	er /		
				Rx[9:2]	/			1	Diamlar			
Flow Chart									Display	<u></u>		
								$\langle \langle \rangle$	Action	⊃i		
										$\leq$		
									Mode	$\square$		
								¦⁄s	equent	ial		
									transfe			
								Ĺ				

# 10/18/2010

## Version 0.05



#### RDRy: Read Ry (7700h)

Inst / Para	R/W	Add	ress				Parame	ter				
llist / Fala		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDRy	Read	77h	7700h	00h	Ry9	Ry8	Ry7	Ry6	Ry5	Ry4	Ry3	Ryź
OTE: "-" Don't car	e											
Description	This c	omman	d returns	the Ry bit (Ry[9:2]) o	of red co	lor char	acterist	ic.				
Restriction	-											
				Status				Av	ailability	/		
_		Normal I	Node On	, Idle Mode Off, Slee	p Out				Yes		1	
Register				, Idle Mode On, Slee					Yes	A = A		
Availability				Idle Mode Off, Sleep					Yes			こ
		Partial N		Idle Mode On, Sleep	o Out			2	Yes		0-	
				Sleep In					Yes			
						291						
				~	ALE					3		
				Status					ault Valu	~		
Default					1/1		After M	- 11 11		Before		
Delault				On Sequence	V					00		
		16		W Reset			MTP Va			00		
	1			W Reset		H	MTP Va	alue		00	n	
		+++										
		n'			ルビ	2		[	 Legen			
	U		_ [						Legen	u i		
		n ((		RDRy(77h)						<u></u>		
	6	_ \\ (\	<u>))</u> –				Host	! C	ommar	nd		
U C		NAV,	9	▼		······	Driver					
		$\mathbb{N}$			7	-		<u>/</u> Pa	aramet	er /		
			/ 5	Send Parameter Ry[9:2]	/					$\neg$		
Flow Chart				Ky[9.2]					Display	<u></u> i		
									Action	$\sim$		
								$  \geq$	7301011	$\leq$		
								C	Mode	$\Box$		
									equent transfe			
										<u>`</u>		
								<u> </u>		I		

## 10/18/2010

## Version 0.05



#### RDGx: Read Gx (7800h)

Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Fala	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDGx	Read	78h	7800h	00h	Gx9	Gx8	Gx7	Gx6	Gx5	Gx4	Gx3	Gx2
IOTE: "-" Don't ca	re											
Description	This c	omman	d returns	the Gx bit (Gx[9:2]) c	of green	color cł	naracter	istic.				
Restriction	-											
				Status				Av	ailability	/		
				, Idle Mode Off, Slee					Yes	-	1	
Register Availability				, Idle Mode On, Slee					Yes	<u>a 10</u>		
Availability				Idle Mode Off, Sleep					Yes	<u> </u>		2
		Partial N		Idle Mode On, Sleep	o Out		_	2 <u> </u>	Yes	<u></u>		
				Sleep In			અહિ		Yes	7		
						21111		UN N				
				- 0		211		Defa	ault Valu			
				Status			After M			Before	MTP	
Default			Power	On Sequence			MTPVa					
				W Reset			MTP Va			00		
		25		W Reset	n (		MTP Va			00	)h	
ſ				$\sim$								
								·۱				
		0 -	5	a 194	クレ			İ	Legen	d ¦		
		~ (		RDGx(78h)						$\neg$		
	0	$\mathbb{N}$					Host		ommar			
U			<u> </u>	•••••••••••••••••••••••••••••••••••••••		 Г	Driver					
		$\mathbb{Z}$		•	7	L	Jivei	i/ P	aramet	er /		
			/ S	Send Parameter	/					$\exists :$		
Flow Chart				Gx[9:2]					Display	i		
									Action	$\sim$		
										$\leq \cdot$		
									Mode			
									equent	ia		
									transfe			
										l		

# 10/18/2010

#### Version 0.05



## RDGy: Read Gy (7900h)

Inst / Para	R/W	Add	lress			I	Parame	ter				
INSU/ Pala	r/w	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDGy	Read	79h	7900h	00h	Gy9	Gy8	Gy7	Gy6	Gy5	Gy4	Gy3	Gy2
OTE: "-" Don't care	e											
Description	This c	omman	d returns	the Gy bit (Gy[9:2]) c	of green	color ch	naracter	istic.				
Restriction	-											
				Status				Av	ailability	1		
Deviates				, Idle Mode Off, Slee					Yes	~	1	
Register Availability				, Idle Mode On, Slee					Yes	<u> </u>	$\underline{H}$	
Availability				Idle Mode Off, Sleep					Yes			2
		Partial N		Idle Mode On, Sleep	Out			<u> </u>	Yes	<u>U</u>		
				Sleep In				$\geq$	Yes	3		
						2111						
						211	<b>V</b>	Defa	ault Valu	le		
				Status		, v	After M			Before	MTP	
Default			Power	On Sequence	12.	-	MTP Va			00		
				W Reset			MTP Va	lue		00	)h	
		25		W Reset	<u>n (</u>		MTP Va	lue	-	00	)h	
1	M			$\sim$								
		11,		angl	心	3			Legen	 d		
	Ju	n ((	$\mathcal{I}_{\mathcal{I}}$	RDGy(79h)						-1		
	<u>n</u>	$\leq 111$	<u>))</u>				Host	irc	ommar	nd		
-		$ \mathcal{A} $	<u> </u>	V		]	Driver					
		11 ~		end Parameter	7				aramet			
				Gy[9:2]					Display	<u> </u>		
Flow Chart									ызріау	¦_		
								$\left  < \right $	Action	>		
									Mode	<u> </u>		
								i C	woue			
									equent			
									transfe	r <u> </u>		
								L		İ		

# 10/18/2010

# Version 0.05



Inst / Para	R/W	Add	ress				Parame	ter				
inst / Fala	F\/ VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDBALB	Read	7Ah	7A00h	00h	Bx1	Bx0	By1	By0	Ax1	Ax0	Ay1	AyC
OTE: "-" Don't car	e									-		
Description	Blue: I	ommand Bx and E and Ay		the lowest bits of blue	e and A	color c	haracter	istic.				
Restriction	-											
Register Availability	1	Normal N Partial N	Vode On Iode On, Iode On,	Status , Idle Mode Off, Sleep , Idle Mode On, Sleep Idle Mode Off, Sleep Idle Mode On, Sleep Sleep In	o Out Out			Av	ailability Yes Yes Yes Yes Yes			
Default Flow Chart				Status On Sequence W Reset W Reset RDBALB(7Ah) Control of the sector Status RDBALB(7Ah) Control of the sector Status Sector of the sector Status Status RDBALB(7Ah) Control of the sector Status Statu	7	$\bigcirc$	After M MTP Va MTP Va Host Driver		Action Mode equent	Before 00 00 00 d d er	lh Ih	

## RDBALB: Read Blue/AColor Low Bits (7A00h)

#### 10/18/2010

## Version 0.05



#### RDBx: Read Bx (7B00h)

Inst / Para	R/W	Add	lress			ļ	Parame	ter				
inst / Para	K/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDBx	Read	7Bh	7B00h	00h	Bx9	Bx8	Bx7	Bx6	Bx5	Bx4	Bx3	Bx2
OTE: "-" Don't car	re											
Description	This c	omman	d returns	the Bx bit (Bx[9:2]) o	f blue co	olor cha	racteris	tic.				
Restriction	-											
				Status				Av	ailability	/		
5				, Idle Mode Off, Slee					Yes		1	
Register Availability				, Idle Mode On, Slee					Yes	<u>A IR</u>		
Availability				Idle Mode Off, Sleep					Yes	<u> </u>		2
		Partial N		Idle Mode On, Sleep	Out		_	≥ <i>f</i>	Yes	<u></u>		
				Sleep In					Yes			
						2		Ü				
				- 0		211		Defa	ault Valu	le		
				Status			After M			Before	MTP	
Default			Power	On Sequence			MTP Va			00		
				W Reset			MTP Va			00		
		25		W Reset	n		MTP Va	lue		00	h	
1	A											
		711,	5	alsk	_الر			[ — — -	Legen	d i		
		n	$\mathcal{I}_{\mathcal{I}}$	RDBx(7Bh)						$\neg$		
	<u> </u>	$\leq 111$					Host		ommar	nd		
				V	7	]	Driver		aramet			
		U ·	/ s	end Parameter	/			¦ <u> </u>		<u> </u>		
Flow Chart				Bx[9:2]					Display			
TIOW Chart			<u> </u>	/								
								$\leq$	Action	>		
									Mode			
									$\sim$			
									equent			
									transfe			
								<u> </u>		Ì		

# 10/18/2010

# Version 0.05



#### RDBy: Read By (7C00h)

Inst / Para	R/W	Ado	lress				Parame	ter				
IIISt / Pala	r/w	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDBy	Read	7Ch	7C00h	00h	By9	By8	By7	By6	By5	By4	By3	By2
OTE: "-" Don't car	e											
Description	This c	omman	d returns	the By bit (By[9:2]) o	f blue c	olor cha	racteris	tic.				
Restriction	-											
				Status				Av	ailability	/		
	1	Normal	Mode On	, Idle Mode Off, Slee	o Out				Yes		1	
Register				, Idle Mode On, Slee					Yes			
Availability				Idle Mode Off, Sleep					Yes			こ
		Partial N		Idle Mode On, Sleep	Out			2	Yes		0-	
				Sleep In			2/1		Yes			
					1	2111						
				~		p		Dafe	ault Valu	2		
				Status		-+	After M		auit vait	Before		
Default			Dowor	On Sequence			After M		2			
201001				/W Reset			MTP Va			00		
		15		W Reset	. (		MTP Va			00		
		1	$\geq$			1 1				00	/11	
7												
		00			リピ				Legen	d ¦		
_ \( \ )) \X	U U								- 3 -			
				RDBy(7Ch)								
		$\mathbb{N}$	<u></u>				Host		ommar	nd		
			<u> </u>	▼	-	[	Driver		aramet	$\overline{r}$		
		U ·	/ s	end Parameter	/			¦ <u> </u>	aramet	<u> </u>		
Flow Chart				By[9:2]					Display	, j		
Flow Chart				/				i 🖊	Biopiay	¦		
								$\leq$	Action	>		
									Mode	<u> </u>		
								i C	woue			
									equent			
									transfe	ri		

# 10/18/2010

## Version 0.05



#### RDAx: Read Ax (7D00h)

Inst / Para	R/W	Ado	lress				Parame	ter				
Inst / Para	K/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDAx	Read	7Dh	7D00h	00h	Ax9	Ax8	Ax7	Ax6	Ax5	Ax4	Ax3	Ax
OTE: "-" Don't ca	re								-	-		
Description	This c	omman	d returns	the Ax bit (Ax[9:2]) o	f A colo	r charac	teristic.					
Restriction	-											
				Status				Av	ailability	/		
				, Idle Mode Off, Slee					Yes		1	
Register Availability				, Idle Mode On, Slee					Yes	<u>A I</u>		
Availability				Idle Mode Off, Sleep					Yes	<u> </u>		2
		Partial N		Idle Mode On, Sleep	Out		- 0	≥ <i>f</i> ∕	Yes	<u>U</u>		
				Sleep In		1			Yes			
						21111		U V				
				- 0		211		Defa	ault Valu	le		
				Status		~	After M			Before	MTP	
Default			Power	On Sequence			MTP Va	- 11 11		00		
				W Reset			MTP Va			00	)h	
		25		W Reset	<u>a</u>		MTP Va	alue	-	00	)h	
				$\sim$								
		$\langle N \rangle$			Л	3		۱				
		0	5		<i>ر</i>				Legen	d		
		~ (	$\mathcal{A}$	RDAx(7Dh)				į		$\neg$		
	0	$\mathbb{Z}$	<u> </u>				Host		ommar	nd		
V		$\mathbb{N}$	<u> </u>			······· ]	Driver					
		$\mathbb{N}_{\mathcal{A}}$			7		511701	i <u>/</u> Pa	aramet	er /		
			/ 5	end Parameter Ax[9:2]	/					$\neg$		
Flow Chart				Ax[9.2]				$  \subseteq$	Display	!		
								$\langle \langle \rangle$	Action	<u>&gt;</u> !		
										$\leq$		
									Mode	$\square$		
								1/s	equent	ial		
									transfe			

# 10/18/2010

## Version 0.05



## RDAy: Read Ay (7E00h)

Inst / Para	R/W	Add	lress				Parame	ter				
IIISt / Pala	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDAy	Read	7Eh	7E00h	00h	Ay9	Ay8	Ay7	Ay6	Ay5	Ay4	Ay3	Ay2
IOTE: "-" Don't car	re											
Description	This c	omman	d returns	the Ay bit (Ay[9:2]) o	f A colo	r charac	teristic.					
Restriction	-											
				Status				Av	ailability	/		
				, Idle Mode Off, Slee					Yes		1	
Register Availability				, Idle Mode On, Slee					Yes	<u>A IR</u>	$\underline{H}$	
Availability				Idle Mode Off, Sleep					Yes	<u> </u>		2
		Partial N		Idle Mode On, Sleep	Out		0	≥ <i>f</i>	Yes	<u>U</u>		
				Sleep In					Yes			
						21111						
						211		Defa	ault Valu	le		
				Status		~	After M			Before	MTP	
Default			Power	On Sequence	$P \sim .$		MTP Va			00		
				W Reset			MTP Va	alue		00	)h	
		25		W Reset	<u>n (</u>		MTP Va	alue		00	)h	
1	A			<u>× _ (?)</u>								
				alst	<u>الر</u>			, <b>-</b>	Legen	d		
	2			RDAy(7Eh)			11(					
l ~							Host	ι¦Ľ	ommar			
		12	$\sim$		7	L	Driver	/ P	aramet	er /		
		V	/ s	end Parameter	/					<u> </u>		
Flow Chart				Ay[9:2]				i(	Display	′)¦		
			<i></i>						Action	$\leq $		
									Action	∕ į		
									Mode	$\supset$		
									equent			
									transfe			
										<u> </u>		
								<u> </u>		1		

## 10/18/2010

## Version 0.05




# RDDDBS: Read DDB Start (A100h~A104h)

last / Dara	R/W	Add	ress				Paramet	ter				
Inst / Para	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
			A100h	00h	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0
			A101h	00h	SID15	SID14	SID13	SID12	SID11	SID10	SID9	SID8
RDDDBS	Read	A1h	A102h	00h	MID7	MID6	MID5	MID4	MID3	MID2	MID1	MID0
			A103h	00h	MID15	MID14	MID13	MID12	MID11	MID10	MID9	MID8
			A104h	00h	1	1	1	1	1	1	1	1
NOTE: "-" Don't car	e											
Description	Note: comm Note: This r Contir has n interru SID[15	This info pands are Paramen read sec nue (A8h ot been upt => RI	ormation e returnir ter 0xFF quence c )" comm sent e.g DDDBC	the supplier identifica is not the same what ng. is an "Exit Code", thi can be interrupted be and when the first pa . RDDDBS => 1 <sup>st</sup> pa => 3 <sup>rd</sup> parameter of the ntification	t "Read s means y any o aramete aramete	ID1 (DA s that th commar r, what h r has be	Ah)", "Re ere is no nd and nas bee een sen	ead ID2 o more it can l n transf t => 2 <sup>nc</sup>	(DBh)" data in t be cont erred, is	and "Re the DDB inued b the par	ad ID3 block. y "Read rameter	d DDB
Restriction	-		~ []		U	6	$\mathbb{A}$					
Register Availability		Normal N Partial N	Mode On Node On	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	p Out o Out		3		ailability Yes Yes Yes Yes Yes	,		
				Status				Defa	ault Valu	ie		
				Glalas			After M	TP		Before	MTP	
Default			Power	On Sequence			MTP Va			00	h	
				W Reset			MTP Va			00		
			F	I/W Reset			MTP Va	lue		00	h	



# PRELIMINARY

NT35510



#### 10/18/2010

# Version 0.05




# RDDDBC: Read DDB Continue (A800h~A804h)

Inst / Para	R/W	Add	ress				Parame	ter				
llist / Fala	N/ V V	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
			A800h	00h	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0
			A801h	00h	SID15	SID14	SID13	SID12	SID11	SID10	SID9	SID8
RDDDBC	Read	A8h	A802h	00h	MID7	MID6	MID5	MID4	MID3	MID2	MID1	MID0
			A803h	00h	MID15	MID14	MID13	MID12	MID11	MID10	MID9	MID8
			A804h	00h	1	1	1	1	1	1	1	1
IOTE: "-" Don't ca	re											
Description	point Note: Note:	where R Parame For use 1. Set m 2. Read	DDDBS ( ter 0xFF example aximum 0xA1, re	the supplier identific command was interru is an "Exit Code", thi , return packet size=3 turn 3 bytes SID[7:0] turn 2 bytes MID[15:8	upted by is mean: , SID[15	an othe s that th	er comm ere is no	nand.		$A \mid D$		
Restriction	comm	and (RI		mand (RDDDBS) sh to define the read								
			<del>&gt;{\{</del>	Status			$\leq$		ailability			
	25	Normal	Mode On	, Idle Mode Off, Slee	n Out		J	Av	Yes			
Register		-11 -11		, Idle Mode On, Slee					Yes			
Availability				Idle Mode Off, Sleep					Yes			
_ \( ( )) /\	<u> </u>	Partial N	lode On,	Idle Mode On, Sleep	o Out				Yes			
	ΤĻ	-	$\gamma$	Sleep In					Yes			
		) III/	J									
		13	-					Defa	ault Valu	ie		
		-		Status			After M			Before	MTP	
Default			Power	On Sequence			MTP Va	lue		00	h	
			6	W Reset			MTP Va	lue		00	h	
			3	W Resel						00	11	

NT35510

# PRELIMINARY





## 10/18/2010

## Version 0.05



# RDFCS: Read First Checksum (AA00h)

Description reg reg	MIP ad AAh s comma	AA00h	D[15:8] (Non-MIPI) 00h	D7 FCS7	D6 FCS6	D5	D4	D3	D2	D1	D0
NOTE: "-" Don't care Th Description reg reg	s comma		00h	FCS7	FCS6	FOOL					
Th Description reg reg		ad rotura			1000	FC35	FCS4	FCS3	FCS2	FCS1	FCS0
Description reg		nd roturn									
Restriction It v		t include "l	the first checksum Manufacture Comma memory has been do	nd Set)							
reç		-	wait 150ms after th can read this checksu			write ad	ccess o	n "User	r Comm	and Se	t" area
Register Availability	Norma Partia	l Mode On Mode On	Status , Idle Mode Off, Slee , Idle Mode On, Slee , Idle Mode Off, Slee , Idle Mode On, Slee Sleep In	p Out o Out			Av	ailability Yes Yes Yes Yes Yes			
Default Flow Chart			Status On Sequence W Reset W Reset W Reset	7		Host Driver		ult Valu 00h 00h 00h Legen ommar aramet Display Action Mode	d nd er		

#### 10/18/2010

## Version 0.05



# RDCCS: Read Continue Checksum (AF00h)

Inst / Para	R/W	Add	ress				Parame	ter				
inst / Para	K/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCCS	Read	AFh	AF00h	00h	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0
NOTE: "-" Don't car	e											
Description	check	is command returns the continue checksum what has been calculated continuously after the first ecksum has calculated from "User Command Set" area registers and the frame memory after the write cess to those registers and/or frame memory has been done.										
Restriction		will be necessary to wait 300ms after there is the last write access on "User Command Set" area gisters before there can read this checksum value in the first time.										
Register Availability		Normal I Partial N	Mode On Iode On,	Status , Idle Mode Off, Slee , Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	Availabiliity Yes Yes Yes Yes Yes Yes							
Default		Status     Default Value       Power On Sequence     00h       SW Reset     00h       H/W Reset     00h										
Flaur Chart				RDCCS(AFh)	7	[	Host Driver		ommar aramet	nd er		
Flow Chart			/						Action Mode equent transfe			

#### 10/18/2010

## Version 0.05



# RDID1: Read ID1 Value (DA00h)

Inst / Para	R/W	Add	ress				Parame	ter						
llist / Fala		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0		
RDID1	Read	DAh	DA00h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		
IOTE: "-" Don't care	е													
Description	This re	ead byte	identifie	s the TFT LCD modu	ile's ma	nufactur	e ID.							
Restriction	-													
				Status				Av	ailability	/				
Devictor				, Idle Mode Off, Slee	-				Yes	- rA	-11-			
Register Availability				, Idle Mode On, Slee	-				Yes	<u> </u>	+H			
Availability				Idle Mode Off, Sleep				~	Yes	<u> </u>		2		
		Partial		Idle Mode On, Sleep Sleep In			3	Yes Yes	<del>_ \}µ</del>					
						nF			100					
						7 11		Def	ault Valu	ie.				
				Status		After M			Before	MTP				
Default			Power	On Sequence		MTP Value 00h								
		S/W Reset						MTP Value 00h						
				MTP Value 00h										
		<u> </u>	- U											
MO14				RDID1(DAh)	_ال	3		r — — - ! !	Legen	d				
	<u> </u>						Host Driver		ommar					
		<u>v</u> ~	∕ s	Send Parameter	7			¦∠ Pa	aramet	er /				
				ID1[7:0]				$\frac{1}{2}$	Diaploy					
Flow Chart			<u> </u>						Display	$\square_{\perp}$				
	Action													
	Mode Sequential transfer													

# 10/18/2010

## Version 0.05



# RDID2: Read ID2 Value (DB00h)

Inst / Para	R/W	Add	ress				Parame	ter				
llist / Fala	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDID2	Read	DBh	DB00h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20
IOTE: "-" Don't care	)											
Description	made	his read byte is used to track the TFT LCD module/driver version. It is changed each time a version is ade to the display, material or construction specifications. Arameter Range: ID2 = 80h to FFh										
Restriction	-											
Register Availability	1	StatusAvailabilityNormal Mode On, Idle Mode Off, Sleep OutYesNormal Mode On, Idle Mode On, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYesSleep InYes										
Default												

## 10/18/2010

#### Version 0.05



# RDID3: Read ID3 Value (DC00h)

Inst / Para	R/W	Add	ress				Parame	ter					
inst / Para	K/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDID3	Read	DCh	DC00h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	
IOTE: "-" Don't car	e												
Description	This p	aramete	er read by	/te identifies the TFT	LCD m	odule/dr	iver.						
Restriction	-												
				Status				Av	ailability	/			
_				, Idle Mode Off, Slee					Yes		1		
Register				, Idle Mode On, Slee	-				Yes	<u>a 10</u>		_	
Availability				Idle Mode Off, Sleep					Yes	<u> </u>		2	
		Partial N		Idle Mode On, Sleep	o Out			2	Yes	<u>U</u>			
				Sleep In					Yes				
								Data	ault Valu	2			
				Status	<u> </u>	After M				MTD			
Default			Power	On Sequence		After MTP Before MTP MTP Value 00h							
		S/W Reset				MTP Value 00h							
		21	MTP Value 00h										
n		11		W Reset		$\bigcirc$							
		RDID3(DCh) Send Parameter							Legeno	nd			
Flow Chart				ID3[7:0]	/				Display Action Mode equent transfe				

# 10/18/2010

# Version 0.05



# **7 SPECIFICATIONS**

## 7.1 Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage	VDDA, VDDB,	-0.3 ~ +5.5	V
	VDDR,VDDAM		
Supply voltage (Logic)	VDDI	- 0.3 ~ +5.5	V
Supply voltage (Digital)	DVDD,DIOPWR	-0.3 ~ +2.0	V
Supply voltage (M)/)	AVDD-AVSS	-0.3 ~ +6.6	V
Supply voltage (MV)	AVEE-AVSS	+0.3 ~ -6.6	V
Supply voltage (HV)	VGH-VGLX	-0.3 ~ +33	V N
	(VGHO-VGLO)		
Logic Input voltage range	VIN	- 0.3 ~ VDDI + 0.3	V
Logic Output voltage range	VO	- 0,3 ~ VDDI + 0.3	V
	HSSI_CLK_P/N,		
Differential Input Voltage	HSSI_DATA0_P/N,	-0.3 ~ +1.8	V
	HSSI_DATA1_P/N		
Operating temperature range	TOPR	-40 ~ +85	°C
Storage Temperature range	TSTG	-55 - +1252	°C
NOTE			

#### NOTE:

If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

# 7.2 ESD Protection Level

Model	Test Condition	Protection Level	Unit
Human Body Model	C = 100 pF, R = 1.5 kΩ	> 2500	V
Machine Model	C = 200 pF, R = 0.0 Ω	> 250	V

# 7.3 Latch-Up Protection Level

The device will not latch up at trigger current levels less than ±200 mA.

# 7.4 Light Sensitivity

The operation of the IC will not be materially altered by incident light.



# 7.5 DC Characteristics

# 7.5.1 Basic Characteristics

Devenueter	Cumhal	Conditions	S	pecification	on	Unit	Related
Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit	Pins
		Power & Operation V	oltage				
Analog Operating voltage	VDD	Operating Voltage	2.3	3.7	4.8	V	Note 1, 2
Logic Operating voltage	VDDI	I/O supply voltage	1.65	1.8	3.3	V	Note 1, 2
Logic Operating voltage	VDDIL	I/O supply voltage	1.1	1.2	1.3	V	Note 1, 2
		Input / Output		-	-		
Logic High level input voltage	VIH	VDDI=1.65~3.3V	0.7 VDDI	-	VDDI	V	Note 1, 2, 3
Logic Low level input voltage	VIL	VDDI=1.65~3.3V	VSSI	-	0.3 VDDL	V	Note 1, 2, 3
Logic High level output voltage	VOH	VDDI=1.65~3.3V IOH = -1.0mA	0.8 VDDI	-	VDDI	V	Note 1, 2, 5
Logic Low level output voltage	VOL	VDDI=1.65~3.3V IOL = +1.0mA	VSSI		0.2 VDDI	V	Note 1, 2, 5
Logic High level leakage (Except MIPI/MDDI)	ILIH	Vin=0~VDDI			1	μA	Note 1, 2, 3
Logic Low level leakage (Except MIPI/MDDI)	ILIL	Vin=0~VDDI	-1			μA	Note 1, 2, 3
Logic High level leakage (MIPI/MDDI)	ICIH	Vin <b>=</b> 0∼VDDAM			A P	μA	Note 2, 8
Logic Low level leakage (MIPI/MDDI)	TLIL	Vin=0~VDDAM			-	μA	Note 2, 8
		DC/DC Converter Op	eration				
AVDD booster voltage	AVDD		4.5	-	6.5	V	Note 2, 7
AVEE booster voltage	AVEE		-6.5	-	-4.5	V	Note 2, 7
VCL booster voltage	VCL		-2.5	-	-4.0	V	Note 2, 7
VGH booster voltage	VGH	-	AVDD +VDDB	-	2AVDD -AVEE	V	Note 2, 6
VGLX booster voltage	VGLX	-	AVEE +VCL	-	2AVEE -AVDD	V	Note 2, 6
Voltage difference between VGH and VGLX	VGHL	VGH-VGLX	-	-	30	V	Note 2
Oscillator tolerance	∆OSC	25 ⁰C	-5	-	5	%	
		Source Driver					
	VGMP	-	3.0	-	6.3	V	Note 2
Gamma reference voltage	VGSP	-	0.0	-	3.7	V	Note 2
Gamma reference voltage	VGMN	-	-6.3	-	-3.0	V	Note 2
	VGSN	-	-3.7	-	0.0	V	Note 2
Output offset voltage	VOFSET	-	-	-	45	mV	Note 4
Output deviation voltage	Vdev	Sout≥4.0V, Sout≥1.0V	-	-	20	mV	Note 4
Calpar deviation voltage	VUEV	1.0V <sout<4.0v< td=""><td>-</td><td>-</td><td>10</td><td>mV</td><td>Fig.7.5.2</td></sout<4.0v<>	-	-	10	mV	Fig.7.5.2

## Version 0.05



Note 1) VDDI=1.65 to 3.3V, VDD=2.3 to 4.8V, VSSI=VSS=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage) VDD means VDDA, VDDR, VDDB, VDDIM, VDDAM and VSS means VSSA, VSSR, VSSB, AVSS, VSSIM, VSSAM. VDDB, VDDA and VDDR should be the same input voltage level.

Note 2) When the measurements are performed with module, measurement points are like below.

- Note 3) WRX, RDX, CSX, D[23:0], D/CX, PCLK, VS, HS, DE, SDI, NBWSEL, DSWAP, PSWAP, LANSEL, EXB1T, VGSW[3:0] I2C\_SA0,RGBBP,, IM[3:0], DSTB\_SEL and Test pins.
- Note 4) Channel loading= 40pF / channel, Ta=25 °C.
- Note 5) SDO, ERR, GPO[3:0] and Test pins

Note 6) VDDB=2.8V, Ta=25 ℃, no load on panel and Iload=2mA, |Output Voltage – Target Voltage| < 100mV.

- Note 7) VDDB=2.8V, Ta=25 °C, no load on panel and Iload=?mA, power pad serial resistor is smaller than maximum value.
- Note 8) Vin = 0 to VDDAM, VDD=2.3 to 4.8V, VDDI=1.65 to 3.3V, VSSAM=VSS=0V, Ta=-30 to 70 ℃ (to +85 ℃ no damage).




Fig. 7.5.2 Source output deviation



#### 7.5.2 MIPI Characteristics

#### 7.5.2.1 DC CHARACTERISTICS FOR DSI LP MODE

Parameter	Symbol	Conditions	S	pecificatio	n	UNIT
Farameter	Symbol	Conditions	MIN	TYP	MAX	
Logic high level input voltage	Vihlpcd	LP-CD	450	-	1350	mV
Logic low level input voltage	Villpcd	LP-CD	0	-	200	mV
Logic high level input voltage	Vihlprx	LP-RX (CLK, D0)	880	-	1350	mV
Logic low level input voltage	Villprx	LP-RX (CLK, D0)	0		550	mV
Logic low level input voltage	VILLPRXULP	LP-RX (CLK ULP mode)	9	5	300	mV
Logic high level output voltage	Vohlptx	LP-TX (D0)	7.7	AL D	1.3	V
Logic low level output voltage	Vollptx	LP-TX (D0)	-50		50	mV
Logic high level input current	Ін	LP-CD, LP-RX	n -11		10	μA
Logic low level input current		LP-CD, LP-RX	-10		-	μA
Input pulse rejection	SGD	DSI-CLK+/-, DSI-D0+/- (Note 3)	J -	-	300	Vps

Note 1) VDDI=1.65~3.3V, VDD=2.3 to 4.8V, VSSI=VSS=VSSAM=0V, Ta=-30 to 70 °C (to +85 °C no damage). VDD means VDDAM, VDDA, VDDR, VDDB and VSS means VSSAM, VSSA, VSSR, VSSB, AVSS.

Note 2) DSI high speed is off. Note 3) Peak interference amplitude max. 200mV and interference frequency min. 450MHz.




Fig. 7.5.3 Spike/Glitch rejection-DSI

#### Version 0.05



## 7.5.2.2 DC CHARACTERISTICS FOR DSI HS MODE

Parameter	Symbol	Conditions	S	pecificatio	n	UNIT
Farameter	Symbol	Conditions	MIN	TYP	MAX	UNIT
Input voltage common mode range	Vcmclk Vcmdata	DSI-CLK+/-, DSI-D0+/- (Note2, 3)	70	-	330	mV
Input voltage common mode variation (≤ 450MHz)	Vcmrclkl Vcmrdatal	DSI-CLK+/-, DSI-D0+/- (Note 4)	-50	-	50	mV
Input voltage common mode variation (≥ 450MHz)	Vcmrclkm Vcmrdatam	DSI-CLK+/-, DSI-D0+/-	-	-	100	mV
Low-level differential input voltage threshold	Vthlclk Vthldata	DSI-CLK+/-, DSI-D0+/-	-70	-		mV
High-level differential input voltage threshold	Vthhclk Vthhdata	DSI-CLK+/-, DSI-D0+/-	-		70	mV
Single-ended input low voltage	VILHS	DSI-CLK+/-, DSI-D0+/- (Note 3)	-40			mV
Single-ended input high voltage	VIHHS	DSI-CLK+/-, DSI-D0+/- (Note 3)			460	mV
Differential input termination resistor	Rterm	DSI-CLK+/-, DSI-D0+/-	80	100	125	Ω
Single-ended threshold voltage for termination enable	Vterm-en	DSI-CLK+/-, DSI-D0+/-	-	N.E	450	mV
Termination capacitor	CTERM	DSI-CLK+/-, DSI-D0+/-		-	14	pF

Note 1) VDDI=1.65~3.3V, VDD=2.3 to 4.8V, VSSI=VSS=VSSAM=0V, Ta=-30 to 70 ℃ (to +85 ℃ no damage). VDD means VDDAM, VDDA, VDDR, VDDB and VSS means VSSAM, VSSA, VSSR, VSSB, AVSS.

Note 2) Includes 50mV (-50mV to 50mV) ground difference. Note 3) Without VCMRCLKM / VCMRDATAM.

Note 4) Without 50mV (-50mV to 50mV) ground difference.




Fig. 7.5.4 Differential voltage range, termination resistor and Common mode voltage

10/18/2010

#### Version 0.05



## 7.5.3 MDDI Characteristics

Parameter	Symbol	Conditions	S	pecificatio	n	UNIT
Parameter	Symbol	Conditions	MIN	TYP	MAX	UNIT
Differential input "High" level voltage (hibernation wake-up)	VIT+offset	VT=125mV (MDDI_DATA_P/M)	-	100	125	mV
Differential input "Low" level voltage (hibernation wake-up)	VIT-offset	VT=125mV (MDDI_DATA_P/M)	75	100	-	mV
Differential input "High" level voltage	Vit+	VT=0mV (MDDI_STB_P/M, MDDI_DATA_P/M)	-	0	50	mV
Differential input "Low" level voltage	Vit-	VT=0mV (MDDI_STB_P/M, MDDI_DATA_P/M)	-50			mV
Current consumption in Hibernation	Інів	VDDI=1.8V, VDDAM=2.85V, 1/Tbit=384Mbps, Ta=25°C		TBD	TBD	μA
Current consumption in Data Transfer	ITrans	VDDI=1.8V, VDDAM=2.85V, 1/Tbit=384Mbps, Ta=25°C, In Video Stream Packet Transfer		TBD	TBD	mA
Terminal impedance	Zt		80		125	ohm

Note 1) VDDI= 1.65~3.3V, VDD=2.3 to 4.8V, VSSI=VSSAM=0V, Ta=-30 to 70 °C (to +85 °C no damage). VDD means VDDAM, VDDA, VDDR, VDDB and VSS means VSSAM, VSSA, VSSR, VSSB, AVSS.

Ű.

#### 10/18/2010

#### Version 0.05



# 7.6 AC Characteristics

# 7.6.1 Parallel Interface Characteristics (80-Series MCU)




		Fig. 7.6.1 Parallel interface char (VSS=VSSI=DVSS=0V, V		•	,	V to 4.8V,Ta = -30 to 70°C)
Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	twc	Write cycle	33	-	ns	
WRX	twrh	Control pulse "H" duration	15	-	ns	
	twrl	Control pulse "L" duration	15	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX(ID)	<b>t</b> RDH	Control pulse "H" duration (ID)	90	-	ns	When read ID data
	trdl	Control pulse "L" duration (ID)	45	-	ns	
	<b>t</b> RCFM	Read cycle (FM)	400	-	ns	M/h an waad fwawa fwawaa
RDX(FM)	<b>t</b> RDHFM	Control pulse "H" duration (FM)	250	-	ns	When read from frame
	<b>t</b> RDLFM	Control pulse "L" duration (FM)	150	-	ns	memory
	tear	Address setup time (Write)	0	-	ns	
D/CX	<b>t</b> ast	Address setup time (Read)	10	-	ns	
	tант	Address hole time	2	-	ns	
	<b>t</b> DST	Data setup time	15	-	ns	
	tdht	Data hold time	10	-	ns	
D[17:0]	<b>t</b> rat	Read access time (ID)	-	40	ns	
	<b>t</b> ratfm	Read access time (FM)	-	150	ns	
	todh	Output disable time	5	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.3 to 4.8V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage)

VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 20% and 80% of VDDI for Input signals.

#### 10/18/2010

361

Version 0.05



#### 7.6.2 Serial Interface Characteristics




Fig. 7.6.2 3-pin serial interface characteristics

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V, Ta = -30 to 70°C)


Signal	Symbol	Parameter	MIN	MAX	Unit	Description
- Orginal -	tscycw	Serial clock cycle (Write)	100	-	ns	Decemption
	tsнw	SCL "H" pulse width (Write)	40	-	ns	
$\sim $ (( )	tsLw	SCL "L" pulse width (Write)	40	-	ns	
	tscycr	Serial clock cycle (Read GRAM)	300	-	ns	
SCL	tshr	SCL "H" pulse width (Read GRAM)	140	-	ns	
V	<b>t</b> SLR	SCL "L" pulse width (Read GRAM)	140	-	ns	
	<b>t</b> SCYCR	Serial clock cycle (Read ID)	300	-	ns	
	<b>t</b> SHR	SCL "H" pulse width (Read ID)	140	-	ns	
	<b>t</b> slr	SCL "L" pulse width (Read ID)	140	-	ns	
	tsds	Data setup time	20	-	ns	
SDI (SDO)	<b>t</b> SDH	Data hold time	20	-	ns	
301 (300)	tACC	Access time	-	120	ns	
	tон	Output disable time	5	-	ns	
	tснw	Chip select "H" pulse width	45	-	ns	
CSX	tcss	Chip select setup time	20	-	ns	
	tcsн	Chip select hold time	50	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.3 to 4.8V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage) VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.



### 7.6.3 I2C Bus Timing Characteristics



# Fig. 7.6.3 I2C Bus Operation


(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	Тск∟+Тск∟	Working frequency		400	KHz	
I2C_SCL	Тск∟ 🦯	12C clock low	1300		ns	
	Тскн	I2C clock high	600		ns	
		I2C data rising time		300	ns	
	Tf	I2C data falling time	-	300	ns	
	TDatHd	I2C data hold time	0	900	ns	
I2C SDA	TDatSu	12C data setup time	100	-	ns	
ZC_SDA	TStaHd	I2C start condition hold time	600	-	ns	
	TStaSu	I2C start condition setup time	600	-	ns	
	TStpSu	I2C stop condition setup time	600	-	ns	
	TBusFree	I2C bus free time	1300	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.3 to 4.8V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage) VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB



### 7.6.4 RGB Interface Characteristics



(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
VS	tvsyns	VSYNC setup time	10	-	-	ns	
V3	<b>t</b> vsynh	VSYNC hold time	10	-	-	ns	
	<b>t</b> HSYNS	HSYNC setup time	10	-	-	ns	
HS	<b>t</b> SCYCR	HSYNC hold time	10	-	-	ns	
	<b>t</b> hvpd	HSYNC to VSYNC falling edge	400	-	-	ns	
	<b>t</b> DCYC	PCLK cycle time	33	-	125	ns	
PCLK	<b>t</b> DLW	PCLK "L" pulse width	11	-	-	ns	
FULK	tонw	PCLK "H" pulse width	11	-	-	ns	
	<b>f</b> dfreq	PCLK frequency	8	-	30	MHz	
DE	tocss	DE setup time	10	-	-	ns	
DE	<b>t</b> DCSH	DE hold Time	10	-	-	ns	
D0~D23	tods	RGB Data setup time	10	-	-	ns	
D0~D23	<b>t</b> DDH	RGB Data hold time	10	-	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.3 to 4.8V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage) VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

### 10/18/2010

# Version 0.05



# 7.6.5 MIPI DSI Timing Characteristics

# 7.6.5.1 HIGH SPEED MODE

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-CLK+/-	2xUIINST	Double UI instantaneous	4	-	25	ns	
DSI-CLK+/-	UIinsta UIinstb	UI instantaneous halfs	2	-	12.5	ns	UI = UIINSTA = UIINSTB
DSI-Dn+/-	tos	Data to clock setup time	0.15xUI	-	-	ps	
DSI-Dn+/-	tdн	Data to clock hold time	0.15xUI	-	-	ps	
DSI-CLK+/-	<b>t</b> DRTCLK	Differential rise time for clock	150	-	0.3xUI	ps	
DSI-Dn+/-	<b>t</b> drtdata	Differential rise time for data	150	-	0.3xUI	ps	
DSI-CLK+/-	<b>t</b> DFTCLK	Differential fall time for clock	150	-	0.3xUI	ps	
DSI-Dn+/-	<b>t</b> dftdata	Differential fall time for data	150	-	0.3xUI	ps	

Note) Dn = D0 and D1.




Fig. 7.6.5 Rising and fall time on clock and data channel



(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V.Ta = -30 to 70°C)

# 7.6.5.2 LOW POWER MODE

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-D0+/-	Тірхм	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU → Display Module	50	-	75	ns	Input
DSI-D0+/-	Tlpxd	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module → MPU	50	-	75	ns	Output
DSI-D0+/-	TTA-SURED	Time-out before the MPU start driving	Tlpxd	-	2xTlpxd	ns	Output
DSI-D0+/-	Tta-getd	Time to drive LP-00 by display module	5xTlpxd	-	-	ns	Input
DSI-D0+/-	Tta-god	Time to drive LP-00 after turnaround request - MPU	4xTlpxd			ns	Output





Fig. 7.6.6 Bus Turnaround (BAT) from MPU to display module Timing



#### Fig. 7.6.7 Bus Turnaround (BAT) from display module to MPU Timing

# 10/18/2010

### Version 0.05



# 7.6.5.3 DSI BURSTS

#### (VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
		Low Power Mode to High S	Speed Mode	Timing			
DSI-Dn+/-	Tlpx	Length of any low power state period	50	-	-	ns	Input
DSI-Dn+/-	Ths-prepare	Time to drive LP-00 to prepare for HS transmission	40+4xUI	-	85+6xUI	ns	Input
DSI-Dn+/-	Ths-term-en	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	-	35+4xUI	ns	Input
		High Speed Mode to Low	Power Mode	Timing		21	
DSI-Dn+/-	Тнѕ-ѕкір	Time-out at display module to ignore transition period of EoT	40		55+4xUI	ns	Input
DSI-Dn+/-	Тнѕ-ехіт	Time to drive LP-11 after HS burst	100			ns	Input
DSI-Dn+/-	THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4xUI			ns	Input
		High Speed Mode to/from Lo	w Power Mo	de Timir	ng		
DSI-CLK+/-	Tclk-pos	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+52xUI	S	<u>O</u> a a	ns	Input
DSI-CLK+/-	TCLK TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	-	ns	Input
DSI-CLK+/-	Tнs-exit	Time to drive LP-11 after HS burst	100	-	-	ns	Input
DSI-CLK+/-	Tclk-prepare	Time to drive LP-00 to prepare for HS transmission	38	-	95	ns	Input
DSI-CLK+/-	Tclk-term-en	Time-out at clock lane display module to enable HS transmission	-	-	38	ns	Input
DSI-CLK+/-	Tclk-prepare + Tclk-zero	Minimum lead HS-0 drive period before starting clock	300	-	-	ns	Input
DSI-CLK+/-	Tclk-pre	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8xUI	-	-	ns	Input

Note) Dn = D0 and D1.






Fig. 7.6.9 Clock lanes- High Speed Mode to/from Low Power Mode Timing

10/18/2010

Version 0.05



# 7.6.6 MDDI Timing Characteristics

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 7							a = -30 to 70 °C)
Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
MDDI_STB_P/M MDDI_DATA_P/M	1/Tbit	Data transfer rate	-	384	450	Mbps	
MDDI_STB_P/M MDDI_DATA_P/M	Tskew-pair	Differential transfer input skew	-	-	0.05	ns	
MDDI_STB_P/M MDDI_DATA_P/M	Tskew-data	Data/Strobe input skew	-	-	0.3	ns	

Note) MDDI\_DATA\_P/M = MDDI\_DATA0\_P/M and MDDI\_DATA1\_P/M.




Fig. 7.6.11 Skew between MDDI\_DATA\_P/M and MDDI\_STB\_P/M

10/18/2010

#### Version 0.05



### 7.6.7 Reset Input Timing




Fig. 7.6.12 Reset input timing

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.3V to 4.8V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
	tresw	Reset "L" pulse width (Note 1)	10	<u> </u>	-	μs	
RESX	tocor	Reset complete time (Note 2)			15	ms	When reset applied during Sleep In Mode
	<b>t</b> REST	Reset complete time (Note 2)			120	ms	When reset applied during Sleep Out Mode


Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset Start

Note 2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In–mode) and then return to Default condition for H/W reset.

Note 3) During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (t<sub>REST</sub>) within 5ms after a rising edge of RESX.

Note 4) Spike Rejection also applies during a valid reset pulse as shown below:



Note 5) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec

#### Version 0.05



# **8 REFERENCE APPLICATIONS**

# 8.1 Microprocessor Interface

The display, which is using 80-series MPU interface, is connected to the MPU as it is illustrated below.





Fig. 8.1.2 Interfacing for 80-series 16-bit MPU by Connecting IM[3:0]="0001"

10/18/2010





Note: Left MVDDL and MVDDA open (not used) when using 80-series MPU interface.

#### 10/18/2010

# Version 0.05



The display, which is using RGB with 16-bit SPI interface, is connected to the MPU as it is illustrated below.




Fig. 8.1.4 Interfacing for RGB with SPI by Connecting IM[3:0]="X011"

The display, which is using RGB with I2C interface, is connected to the MPU as it is illustrated below.




Fig. 8.1.5 Interfacing for RGB with I2C by Connecting IM[3:0]="0100"

Note 1. Connecting D23, D22, D15, D14, D7 and D6 to VSSI when using 18-bit/pixel (VIPF[3:0]="0110"). Connecting D23~D21, D15, D14 and D7~ D5 to VSSI when using 16-bit/pixel (VIPF[3:0]="0101"). Note 2. Left MVDDL and MVDDA open (not used) when using RGB with SPI interface. Note 3. IM3 is used to select SCL rising or falling edge trigger for 16-bit SPI interface.

### 10/18/2010

#### Version 0.05



The display, which is using MIPI DSI and the TE line, is connected to the MPU as it is illustrated below.




Fig. 8.1.6 Interfacing for MIPI DSI with TE Line by Connecting IM[3:0]="0101"

The display, which is using MIRI DSI without the TE line, is connected to the MPU as it is illustrated below.




Fig. 8.1.7 Interfacing for MIPI DSI without TE Line by Connecting IM[3:0]="0101"

Note1. Bit DSITE should be "1", the TE line is enabled, when using MIPI with TE line.

Note2. Bit DSITE should be "0", the TE line is disabled, when using MIPI without TE line. The command 35h TEON cannot active the separated TE line.

Note3. Connecting HSSI\_DATA1\_P/N to VSSAM when using 1 data lane application.

10/18/2010

#### Version 0.05



The display, which is using MDDI with 16-bit SPI interface, is connected to the MPU as it is illustrated below.





Fig. 8.1.8 Interfacing for MDDI with 16-bit SPI by Connecting IM[3:0]="X110"

The display, which is using MDDI with I2C interface, is connected to the MPU as it is illustrated below.



### Fig. 8.1.9 Interfacing for MDDI with I2CI by Connecting IM[3:0]="0111"

Notes:

- 1. Connecting HSSI\_DATA1\_P/N to VSSAM when using MDDI Type-I (1 data lane).
- 2. IM3 is used to select SCL rising or falling edge trigger when using 16-bit SPI interface.


### 10/18/2010

375

Version 0.05



# **8.2 Connections with Panel**



## NOTES:

1. The scan direction from top to bottom indicated in above figure means (CTB XOR ML = "0"). 2. The relationship between Sn output sequence and CRL/CGM[7:0] is shown below.

CGM[7:0]	Display Resolution	Sn Output Sequence	Note
Coh	480RGB x 1024		
70h	480RGB x 864	CRL="0":	
6Bh	480RGB x 854	S1 <sub>(R)</sub> →S2 <sub>(G)</sub> →S3 <sub>(B)</sub> →→S1438 <sub>(R)</sub> →S1439 <sub>(G)</sub> →S1440 <sub>(B)</sub>	All S1 to S1440
50h	480RGB x 800	CRL="1":	are used
28h	480RGB x 720	$S1440_{(R)} \rightarrow S1439_{(G)} \rightarrow S1438_{(B)} \rightarrow \dots \rightarrow S3_{(R)} \rightarrow S2_{(G)} \rightarrow S1_{(B)}$	
00h	480RGB x 640	4	