

2.9inch e-Paper (B) V4 User Manual



Revision History

Version	Date	ltem	Remark
1.0	2023/12/12	Preliminary	

shore on esome h

Contents

1. OVERVIEW	1
2. FEATURES	2
3. MECHANICAL SPECIFICATION	3
4. MECHANICAL DRAWING OF EPD MODULE	4
5. INPUT/OUTPUT PIN ASSIGNMENT	5
6. ELECTRICAL CHARACTERISTICS	7
6.1 Absolute Maximum Rating	7
6.2 Panel DC Characteristics	8
6.3 Panel AC Characteristics	9
 6.3 Panel AC Characteristics 6.3.1 MCU Interface Selection 6.3.2 MCU Serial Interface (4-wire SPI) 	9
6.3.2 MCU Serial Interface (4-wire SPI) 6.3.3 MCU Serial Interface (3-wire SPI)	9
6.3.3 MCU Serial Interface (3-wire SPI)	11
6.3.4 Interface Timing	12
7. COMMAND TABLE	
8. OPTICAL SPECIFICATION	
9. HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS	
10. RELIABILITY TEST	
11. BLOCK DIAGRAM	
12. REFERENCE CIRCUIT	
13. TYPICAL OPERATING STATUS	
13.1 Normal Operation Flow	31
13.2 Normal Operation Reference Program Code	
14. INSPECTION CONDITION	33
14.1 Environment	33
14.2 Illuminance	33
14.3 Inspect method	33

2.9inch e-Paper (B) V4 User Manual

	14.4 Display area	
	14.5 Inspection Standard	
	14.5.1 Electric Inspection standard	
	14.5.2 Appearance inspection standard	
15.	PACKING	
16.	PRECAUTIONS	

the owners in the hordware

HONOR

1. OVERVIEW

2.9 e-Paper (B) V4 is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The 2.9inch active area contains 296x128 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

nore owesome

FEATURES 2.

- 296×128 pixels display ∻
- High contrast ∻
- \diamond High reflectance
- \diamond Ultra wide viewing angle
- ♦ Ultra low power consumption
- Pure reflective mode ∻
- Bi-stable display ∻
- ♦ Commercial temperature range
- ♦ Landscape portrait modes
- Hard-coat antiglare display surface \diamond
- ♦ Ultra Low current deep sleep mode
- ♦ On-chip display RAM
- me nordwore Waveform can stored in On-chip OTP or written by MCU
- ♦ Serial peripheral interface available
- ♦ On-chip oscillator
- ♦ On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ♦ I²C signal master interface to read external temperature sensor
- Built-in temperature sensor ∻
- ♦ With black, white, red display color


3. MECHANICAL SPECIFICATION

Parameter	Specification	Unit	Remark
Screen Size	2.9	Inch	
Display Resolution	296(H) x 128(V)	Pixel	DPI:112
Active Area	29.056 x 66.896	mm	
Pixel Pitch	0.227 x 0.226	mm	
Pixel Configuration	Rectangle		
Outline Dimension	36.7(H) x 79.0 (V) x 1.20(D)	mm	
Weight	5.5±0.5	g	
	shore one some ho	, dwor	

3



4. MECHANICAL DRAWING OF EPD MODULE



5. INPUT/OUTPUT PIN ASSIGNMENT

I = Input Pin, O = Output Pin, I/O = Bidirectional Pin (Input/output), P = Power Pin, C = Capacitor Pin.

NO.	Name	I/O	Description	Remark
1	NC		Do not connect with other NPC pins	Keep Open
2	GDR	0	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage (Red)	
6	TSCL	0	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I2C Interface to digital temperature sensor Data pin	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	0	Busy state output pin	Note 5-4
10	RES#	1	Reset signal input, Active Low	Note 5-3
11	D/C#	I	Data/Command control pin	Note 5-2
12	CS#	I	Chip select output pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	Р	Power supply for interface logic pins.	
15			It should be connected with VCI.	
16	VCI	Р	Power supply for the chip	
17	VSS	Р	Ground	
18	VDD	с	Core logic power pin VDD can be regulated internally from	
10	VUU		VCI. A capacitor should be connected between VDD and VSS.	
19	VPP	Р	FOR TEST	
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	С	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	С	VCOM driving voltage	

- Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.
- Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform-Communicating with digital temperature sensor.

Note 5-5: Bus interface selection pin.

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI
	shore avesome hordware

6. ELECTRICAL CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +40	°C
Storage Temp range	TSTG	-25 to+70	°C
Optimal Storage Temp	TSTGo	23±2	°C
Optimal Storage Humidity	HSTGo	55±10	%RH

Note: Maximum ratings are those values beyond which damages to the device may occur. Functional

operation should be restricted to the limits in the Panel DC Characteristics tables.


7

6.2 PANEL DC CHARACTERISTICS

Parameter	Symbol	Condition	Applicable pin	Min.	Тур.	Max.	Unit
Single ground	Vss	-		-	0	-	V
Logic supply voltage	Vcı	-	VCI	2.2	3.0	3.7	V
Core logic voltage	V _{DD}		VDD	1.7	1.8	1.9	V
High level input voltage	Vih	-	-	0.8V _{CI}	-	-	V
Low level input voltage	VIL	-	-	-	-	0.2V _{CI}	V
High level output voltage	V _{он}	IOH = - 100uA	-	0.9V _{CI}	-	-	V
Low level output voltage	V _{OL}	IOL = 100uA	-	-	-	0.1V _{CI}	V
Typical power	P _{TYP}	V _{CI} =3.0V	-	-	24.9	-	mW
Deep sleep mode	PSTPY	V _{CI} =3.0V	-	-	0.006	-	mW
Typical operating current	lopr_V _{CI}	V _{CI} =3.0V	-	-	8.3	-	mA
Image update time	-	25 °C	-	-	12	-	sec
Sleep mode current	Islp_V _{CI}	DC/DC off, No clock No input load Ram data retain	-	-	20	-	uA
Deep sleep mode current	ldslp_V _{CI}	DC/DC off, No clock No input load Ram data not retain	-	-	2	-	uA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to

vertical.



2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.

3. The listed electrical characteristics are only guaranteed under the controller & waveform provided by Waveshare.

6.3 PANEL AC CHARACTERISTICS

6.3.1 MCU INTERFACE SELECTION

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Comma	and Interface	Control Signal		
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.3.2 MCU SERIAL INTERFACE (4-WIRE SPI)

The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	↑
Write data	L	Н	1

Note: ↑ stands for rising edge of signal.

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL on the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM/Data Byte register or command Byte register according to D/C# pin.

1010




Figure 6-1: Write procedure in 4-wire SPI mode

In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.

2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ...

D0 with D/C# keep low.

3. After SCL change to low for the last bit of register, D/C# need to drive to high.

- 4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS#

need to drive to high to stop the read operation.





Figure 6-2: Read procedure in 4-wire SPI mode


6.3.3 MCU SERIAL INTERFACE (3-WIRE SPI)

The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit=1) or the command register (D/C# bit=0).

Function	CS#	D/C#	SCL
Write command	L	Tie	1
Write data	L	Tie	↑





In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.


2. D/C=0 is shifted thru SDA with one rising edge of SCL.


3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ...

D0.

- 4. D/C=1 is shifted thru SDA with one rising edge of SCL..
- 5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.


6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.





6.3.4 INTERFACE TIMING

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.



Serial Interface Timing Characteristics

(VCI - VSS = 2.2V to 3.7V, TOPR = 25°C, CL=20pF)

Write mode

Symbol	Parameter	Min.	Тур.	Max.	Unit
fSCL	SCL frequency (Write Mode)	-	-	20	MHZ
tCSSU	Time CS# has to be low before the first rising edge of SCLK	60	-	-	ns
tCSHLD	Time CS# has to remain low after the last falling edge of	65	-	-	ns
_	SCLK				
tCSHIGH	Time CS# has to remain high between two transfers	100	-	-	ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25	-	-	ns
tSCLLOW	Part of the clock period where SCL has to remain low	25	-	-	ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next	10			20
13130	rising edge of SCL	10	-	-	ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the	40			ne
	rising edge of SCL	40	-	-	ns

Read mode

Read mode		>	1		
Symbol	Parameter	Min.	Тур.	Max.	Unit
fSCL	SCL frequency (Read Mode)	-	-	2.5	MHZ
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100	-	-	ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50	-	-	ns
tCSHIGH	Time CS# has to remain high between two transfers	250	-	-	ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180	-	-	ns
tSCLLOW	Part of the clock period where SCL has to remain low	180	-	-	ns
tSOSU	Time SO (SDA Read Mode) will be stable before the next rising edge of SCL	-	50	-	ns
tSOHLD	Time SO (SDA Read Mode) will be stable after the falling edge of SCL	-	0	-	ns

7. COMMAND TABLE

ANH	D/C#	d Tal	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descriptio	on		
0	0	01		0	0	0	0	02	0	1	Driver Output control	Gate settin			
-		01	0	-	-	-			-	-		A[8:0]= 12		1. 296 MU	x
0	1	-	A7	A ₆	A5 0	A4	A ₃	A ₂	A1	A ₀		MUX Gate			
0	1		0	0	0	0	0	0	0	As					
0	1		0	v	U	v	0	B ₂	Bı	Bo		B [2:0] = 0 Gate scan B[2]: GD Selects the GD=0 [PO G0 is the 1 output seq GD=1,	ning seq e 1st out R], 1st gate o juence is	put Gate put gate putput cha	nnel, gate 2, G3,
												G1 is the 1 output seq B[1]: SM Change sc SM=0 [PO G0, G1, G interlaced) SM=1, G0, G2, G	uence is canning ()R], 2, G32	G1, G0, C order of ga 295 (left ar	33, G2, ite driver. nd right ga
												B[0]: TB TB = 0 [PC TB = 1, sc			
0		02	0		0		0				Colo Debies vellage	TB = 0 [PC TB = 1, sc	an from	G295 to G	
	0	03	0	0	0	0 A4	0 Аз	0 A2	1 A1	1 Ao	Gate Driving voltage Control	TB = 0 [PC TB = 1, sc Set Gate c A[4:0] = 00	an from driving vo 0h [POR]	G295 to G oltage	0.
0		03		-	-			-				TB = 0 [PC TB = 1, sc Set Gate c	an from driving vo 0h [POR]	G295 to G oltage	0.
-		03		-	-			-				TB = 0 [PC TB = 1, sc Set Gate of A[4:0] = 00 VGH settir	an from driving vo Dh [POR] ng from 1	G295 to G oltage 0V to 20V	0.
		03		-	-			-				TB = 0 [PC TB = 1, sc Set Gate c A[4:0] = 00 VGH settir A[4:0]	an from driving vo Dh [POR] ng from 1 VGH	G295 to G oltage 0V to 20V A[4:0]	0. VGH
-		03		-	-			-				TB = 0 [PC TB = 1, sc A[4:0] = 00 VGH settir A[4:0] 00h	driving vo Dh [POR] ng from 1 VGH 20	G295 to G bltage 0V to 20V A[4:0] 0Dh	0. VGH 15
		03		-	-			-				TB = 0 [PC TB = 1, sc A[4:0] = 00 VGH settir A[4:0] 00h 03h	an from driving vo Dh [POR] ng from 1 VGH 20 10	G295 to G oltage 0V to 20V A[4:0] 0Dh 0Eh	0. VGH 15 15.5
	-	03		-	-			-				TB = 0 [PC TB = 1, sc A[4:0] = 00 VGH settir A[4:0] 00h 03h 04h	an from driving vo Dh [POR] ng from 1 VGH 20 10 10.5	G295 to G oltage 0V to 20V A[4:0] 0Dh 0Eh 0Fh	0. VGH 15 15.5 16
	-	03		-	-			-				TB = 0 [PC TB = 1, sc A[4:0] = 00 VGH settir A[4:0] 00h 03h 04h 05h	an from driving vo Dh [POR] ng from 1 VGH 20 10 10.5 11	G295 to G oltage 0V to 20V A[4:0] 0Dh 0Eh 0Fh 10h	0. VGH 15 15.5 16 16.5
	-	03		-	-			-				TB = 0 [PC TB = 1, sc A[4:0] = 00 VGH settir A[4:0] 00h 03h 04h 05h 06h	an from driving vo Dh [POR] ng from 1 VGH 20 10 10.5 11 11.5	G295 to G oltage 0V to 20V A[4:0] 0Dh 0Eh 0Fh 10h 11h	0. VGH 15 15.5 16 16.5 17
	-	03		-	-			-				TB = 0 [PC TB = 1, sc A[4:0] = 00 VGH settir A[4:0] 00h 03h 04h 05h 06h 07h	an from driving vo Dh [POR] ng from 1 VGH 20 10 10.5 11 11.5 12 12.5	G295 to G oltage 0V to 20V A[4:0] 0Dh 0Eh 0Fh 10h 11h 11h 12h	0. VGH 15 15.5 16 16.5 17 17.5
	-	03		-	-			-				TB = 0 [PC TB = 1, sc A[4:0] = 00 VGH settir A[4:0] 00h 03h 04h 05h 06h 07h 08h	an from driving vo Dh [POR] ng from 1 VGH 20 10 10.5 11 11.5 12 12.5 12	G295 to G oltage 0V to 20V A[4:0] 0Dh 0Eh 0Fh 10h 11h 12h 13h	0. VGH 15 15.5 16 16.5 17 17.5 18
	-	03		-	-			-				TB = 0 [PC TB = 1, sc A[4:0] = 00 VGH settir A[4:0] 00h 03h 04h 05h 06h 07h 08h 07h 08h	an from driving vo Dh [POR] ng from 1 VGH 20 10 10.5 11 11.5 12 12.5 12 12.5 12 12.5	G295 to G oltage 0V to 20V A[4:0] 0Dh 0Eh 0Fh 10h 11h 12h 13h 14h 15h	0. VGH 15 15.5 16 16.5 17 17.5 18 18.5 19
	-	03		-	-			-				TB = 0 [PC TB = 1, sc Set Gate of A[4:0] = 00 VGH settin A[4:0] 00h 03h 04h 05h 06h 07h 08h 07h 08h 09h	an from driving vo 0h [POR] ng from 1 VGH 20 10 10.5 11 11.5 12 12.5 12 12.5 12 12.5 13	G295 to G oltage 0V to 20V A[4:0] 0Dh 0Eh 0Fh 10h 11h 12h 13h 14h 15h 16h	0. VGH 15 15.5 16 16.5 17 17.5 18 18.5 19 19.5
	-	03		-	-			-				TB = 0 [PC TB = 1, sc A[4:0] = 00 VGH settir A[4:0] 00h 03h 04h 05h 06h 07h 08h 07h 08h	an from driving vo Dh [POR] ng from 1 VGH 20 10 10.5 11 11.5 12 12.5 12 12.5 12 12.5	G295 to G oltage 0V to 20V A[4:0] 0Dh 0Eh 0Fh 10h 11h 12h 13h 14h 15h	0. VGH 15 15.5 16 16.5 17 17.5 18 18.5 19

2.9inch e-Paper (B) V4 User Manual

/W#	D/C#	d Tal	D7	D6	D5	D4	D3	D2	D1	DO	Comr	nand		Description
0	0	04	0	0	0	0	0	1	0	0	1288. CM 0.2018	e Driving	voltago	Set Source driving voltage
0	1	04	A ₇	1	A ₅		0.00	-	A ₁	A	Contro	-	voltage	A[7:0] = 41h [POR], VSH1 at 15V
				A ₆		A ₄	A ₃	A ₂		-	-			B [7:0] = A8h [POR], VSH2 at 5V.
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	-			C[7:0] = 32h [POR], VSL at -15V
0	1		C7	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co				Remark: VSH1>=VSH2
/SI]/B[7] H1/VS .8V	SH2 \	1	2	tting	from	2.4V	VS	7]/B[7 SH1/\ 17V	7] = (/SH2), 2 voltag	je setting	from 9V	C[7] = 0, VSL setting from -5V to -17V
_	B[7:0]		I/VSH2		8[7:0]		/VSH2		A/B[7:0]	VS	H1/VSH2	A/B[7:0]	VSH1/VSH2	o[rio] tor
	8Eh 8Fh		2.4	-	Fh		.7	-	23h 24h		9 9.2	3Ch 3Dh	14 14.2	0Ah -5
_	90h	-	2.6	-	i1h	-	.9		25h		9.4	3Eh	14.4	0Ch -5.5 0Eh -6
	91h		2.7	-	2h	-	6		26h		9.6	3Fh	14.6	10h -6.5
	92h 93h		2.8		3h 4h	6	.1	-	27h 28h	-	9.8 10	40h 41h	14.8 15	12h -7
	94h		3	_	5h		.3	-	29h		10.2	42h	15.2	14h -7.5
_	95h	15	3.1	-	6h		.4		2Ah		10.4	43h	15.4	16h -8
	96h 97h		3.2 3.3		7h 8h	1	.5	-	2Bh 2Ch	-	10.6	44h 45h	15.6 15.8	18h -8.5 1Ah -9
_	98h		3.4		i9h		.7		2Dh		11.0	46h	16	1An -9 1Ch -9.5
_	99h	-	3.5	-	Ah		.8		2Eh		11.2	47h	16.2	1Eh -10
_	9Ah 9Bh	-	3.6 3.7	-	Bh Ch		.9 7	-	2Fh 30h	-	11.4 11.6	48h 49h	16.4 16.6	20h -10.5
_	9Ch	-	3.8	-	Dh	-	.1		31h	-	11.8	49h	16.8	22h -11
	9Dh	-	3. <mark>9</mark>	-	Eh		.2		32h		12	4Bh	17	24h -11.5
	9Eh 9Fh	-	4		iFh Oh		.3	-	33h 34h		12.2	Other	NA	26h -12 28h -12.5
_	AOh		4.1 4.2	-	th		.4	-	35h	-	12.4			2Ah -13
	A1h		4.3	14.32	2h		.6		36h		12.8			2Ch -13.5
	A2h		1.4		3h		.7		37h		13		_	2Eh -14
	A3h A4h		4.5 4.6	-	4h 5h		.8	-	38h 39h		13.2 13.4			20h 11.5 32h -15
_	A5h		4.7	-	6h		в		3Ah		13.6	-		32h -15 34h -15.5
	A6h A7h		4.8 4.9	2.01	7h 8h	1. 250	.1		3Bh	2	13.8			36h -16
	A8h		5	-	9h	-	.2							38h -16.5
	A9h	_	5.1	-	Ah	_	.4							3Ah -17
	AAh ABh	-	5.2 5.3	6.03	Bh Ch	200	.5							Other NA
_	ACh	-	5.4		Dh		.0							
	ADh		5.5	C	Eh	8	.8							
	AEh		5.6	0	ther	N	IA							
0	0	08	0	0	0	0	1	0	0	0		Code Set	ting	Program Initial Code Setting
											OTP	Program		The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	09	0	0	0	0	1	0	0	1		Register f	or Initial	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Code	Setting		Selection
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	1			A[7:0] ~ D[7:0]: Reserved Details refer to Application Notes of Initia
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co	1			Code Setting
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do	1			
0	0	0A	0	0	0	0	1	0	1	0		Register f	or Initial	Read Register for Initial Code Setting

2.9inch e-Paper (B) V4 User Manual

om	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description	1
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	the second s	e with Phase 1, Phase 2 and Phase
0	1		1	A	As	A	A3	A2	-	A	Control	for soft start cu	urrent and duration setting.
0	1		1	Be	Bs	B4	Ba	B ₂	-	Bo	-		start setting for Phase1
0	1		1	C ₆	Co	C4	C ₃	C ₂	-	Co	-	= 88	8h [POR] start setting for Phase2
0	1		0	0	Ds	D ₄	D3	D2	-	Do	-	= 90	ch [POR]
0	1		0	U	05	04	03	02				= 96 D[7:0] -> Durat	start setting for Phase3 ih [POR] tion setting ih [POR]
													ription of each byte: 3(6:0) / C[6:0]:
												Bit[6:4]	Driving Strength
													Selection
												000	1(Weakest)
												001	2
												010	3
												011	4
												100	5
												101	6
												110	7
												111	8(Strongest)
												Bit[3:0]	Min Off Time Setting of GDR
												0000	[Time unit]
												-	NA
												0011	
												0100	2.6
													3.9
												0110	4.6
												1000	5.4
												1000	6.3
												1010	7.3
												1010	8.4
												1100	9.8
												1101	11.5
												1110	13.8
												1110	16.5
												D[5:0]: dt	uration setting of phase
												D[3:2]: 0	duration setting of phase 3 duration setting of phase 2 duration setting of phase 1
												Bit[1:0]	Duration of Phase [Approximation]
												00	10ms
												01	20ms
												10	30ms
												11	40ms
	0	10	0	0	0 1	4	0	0	0	0	Deen Clear mode	Dece Oler	o modo Controli
)	0	10	0	0	0	1	0	0	0	_	Deep Sleep mode	A(1.01 · I	p mode Control: Description
0	1		0	0	0	0	0	0	A ₁	A ₀			Normal Mode [POR]
												The second se	Enter Deep Sleep Mode 1
													Enter Deep Sleep Mode 2
												enter Deep keep outpu Remark:	ommand initiated, the chip w Sleep Mode, BUSY pad will It high. ep Sleep mode, User require

	and the second	Hex	the second second	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	
0	0	11	0	0	0	1	0	0 A2	0 Aı	1 Ao	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X decrement, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	As	As	A	0	A ₂	Aı	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.

	man D/C#			D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1	10	0	0	0	0	0	A2	At	A		A[2:0] = 100 [POR] , Detect level at 2.3V
												A[2:0] : VCI level Detect
												A[2:0] VCI level
												011 2.2V
												100 2.3V
												101 2.4V
												110 2.5V
												111 2.6V
												Other NA
												The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection
0	1	10	A7	As	As	A4	A3	A ₂	At	A	Control	A[7:0] = 48h [POR], external
0	1		A7	As	As	A4	A3	A2	At	A	Control	temperatrure sensor
												A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor	Write to temperature register.
0	1		A7	As	As	A4	As	A ₂	A	A	Control (Write to	A[7:0] = 7Fh [POR]
<u></u>	-										temperature register)	
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1	ID					-			A	Control (Read from	Read from temperature register.
1	1		A7	As	As	A4	A ₃	A ₂	A ₁	AD	temperature register)	
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A7	Aa	As	A	As	A ₂	A	A	Control (Write Command	
0	1	-	B ₇	Be	Bo	B ₄	Ba	B ₂	B1	Bo	to External temperature	A[7:0] = 00h [POR],
0	1		C7	Ce	Cs	C4	C ₁	C2	C1	Co	sensor)	B[7:0] = 00h [POR],
0			01	05	00	04	03	02	01	00		C[7:0] = 00h [POR],
												A[7:6]
												A[7:6] Select no of byte to be sent
												00 Address + pointer 01 Address + pointer + 1st parameter
												Address + pointer + 1st parameter +
												2nd pointer
												A[5:0] – Pointer Setting
												B[7:0] – 1 st parameter
												C[7:0] - 2 nd parameter
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												After this command initiated Write
												After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high
												during operation.
0	0	1F	0	0	0	1	1	1	1	1	IC revision Read	during operation. Read IC revision [POR 0x0D]

	A.C. C. (1997)	d Ta Hex		D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
												The Display Update Sequence Option is located at R22h.
												BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display Update
0	1	21	Az	As	As	A4	As	A ₂	A	A	1	A[7:0] = 00h [POR]
-				18			1.1		1993	1.000		B[7:0] = 00h [POR]
0	1		B ₇	0	0	0	0	0	0	0		AIZ 41 Ded DAM anting
												A[7:4] Red RAM option 0000 Normal
												0100 Bypass RAM content as 0
												1000 Inverse RAM content
												A[3:0] BW RAM option
												0000 Normal
												0100 Bypass RAM content as 0 1000 Inverse RAM content
												1000 Inverse RAW content
												B[7] Source Output Mode
												0 Available Source from S0 to S175
												Available Source from S8 to S167
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entries will be written into the BW RAM until another command is written. Address pointers wi advance accordingly For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly.

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Opti	on:
0	1		A7	A ₆	As	A	A ₃	A ₂	A ₁	A ₀	Control 2	Enable the stage for Master Ac A[7:0]= FFh (POR)	
												Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal	CO
												Enable Analog Disable Analog	00
												→ Disable clock signal	03
												Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91
												Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal Enable clock signal	B1
												Load temperature value Load LUT with DISPLAY Mode 2 Disable clock signal	B9
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog →Disable OSC	CF
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing condition for duration defined in 29h befor VCOM value. The sensed VCOM voltage is s register The command required CLKEN ANALOGEN=1 Refer to Register 0x22 for deta	ore reading stored in N=1 and
												BUSY pad will output high duri operation.	ng
0	0	29	0	0	1	0	1	0	0	1	VCOM Sense Duration	Stabling time between entering	VCOM
0	1	23	0	1	0	0	A ₃	A ₂	A ₁	Ao	VOW Sense Duration	sensing mode and reading acq	
												A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec

	D/C#	-		D6	D5	D4	D3	D2	D1	DO	Command	Descrip	tion		
0220						1.201	2.00								0.7.0
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program	VCOM re	gister into	OIP
													mand req Register 0		
						16						BUSY pa	ad will out; n.	ou <mark>t high</mark> d	uring
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Maine MC			ICU interfac
0	0	20	A7	As	As	0 A4	As	A ₂	0 A1	0 Ao	Write VCOM register		00h [POR]		CO menac
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch	-0.3	48h	-1.8
												10h	-0.4	4Ch	-1.9
												14h	-0.5	50h	-2
												18h	-0.6	54h	-2.1
												1Ch	-0.7	58h	-2.2
												20h	-0.8	5Ch	-2.3
												24h	-0.9	60h	-2.4
												28h	-1	64h	-2.5
												2Ch	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
												38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for	Read R	egister for	Display (Option:
1	1	-	A ₇	As	As	A ₄	As	A ₂	A1	Ao	Display Option	and a state of the			a construction
1	1	-	B7	Be	Bs	B ₄	Ba	B ₂	Bı	Bo			VCOM OT		on
1	1	-	C7	Ce	Co	C4	C ₃	C ₂	C1	Co		(Comm	and 0x37,	Byte A)	
1	1	-	D ₇	De	Ds	D ₄	D3	D ₂	D1	Do		B[7:0]	VCOM Re	aister	
-	-			_									and 0x2C		
1	1	-	E7	E ₆	Es	E4	E3	E ₂	E1	Eo				un estat	
1	1		F7	F ₆	Fs	F ₄	F ₃	F ₂	F1	F ₀			G[7:0]: Dis		
1	1		G7	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀		(Comm	and 0x37,	Byte B to	Byte F)
1	1		H ₇	He	Ho	H ₄	Ha	H ₂	H ₁	Ho		[5 bytes	sj		
			17	6	15	14	la	12	11	lo		HI7:01~	K[7:0]: Wa	veform V	ersion
1	1				and the second se		1	J ₂	J ₁	Jo	1				Byte J)
-	1		J ₇	J6	J5	J4	J ₃	02					and onor -	DICOR	
-			J7 K7	J ₆ K ₆	J5 K5	J ₄ K ₄	J ₃ K ₃	K ₂	K ₁	K ₀		[4 bytes		Dyte o ti	
	1	2E	K 7	Ke	K5	K4	K3	K ₂	K1	K ₀	User ID Read	1	s]		
1 1 0	1 1 0	2E	K7	К ₆	K5	K4	K3	K ₂	K1	K ₀	User ID Read	Read 10	s]) Byte Use	r ID store	d in OTP:
1 1 0 1	1 1 0 1	2E	K7 0 A7	К6 0 А6	K5 1 A5	K4 0 A4	K3 1 A3	K ₂ 1 A ₂	K1 1 A1	K ₀ 0 A ₀	User ID Read	Read 10 A[7:0]]~.	s]) Byte Use	r ID store	d in OTP:
1 1 0 1	1 1 0 1	2E	K7 0 A7 B7	К6 0 А6 В6	K5 1 A5 B5	K4 0 A4 B4	K3 1 A3 B3	K ₂ 1 A ₂ B ₂	K1 1 A1 B1	0 A ₀ B ₀	User ID Read	Read 10 A[7:0]]~.	s]) Byte Use J[7:0]: Use	r ID store	d in OTP:
1 1 0 1 1 1	1 1 1 1 1	2E	K7 0 A7 B7 C7	K ₆ 0 A ₆ B ₆ C ₆	K5 1 A5 B5 C5	K4 0 A4 B4 C4	K ₃ 1 A ₃ B ₃ C ₃	K ₂ 1 A ₂ B ₂ C ₂	K1 1 A1 B1 C1	K ₀ 0 A ₀ B ₀ C ₀	User ID Read	Read 10 A[7:0]]~.	s]) Byte Use J[7:0]: Use	r ID store	d in OTP:
1 1 0 1 1 1 1	1 1 1 1 1 1	2E	K7 0 A7 B7 C7 D7	K6 0 A6 B6 C6 D6	K5 1 A5 B5 C5 D5	K4 0 A4 B4 C4 D4	K ₃ 1 A ₃ B ₃ C ₃ D ₃	K ₂ 1 A ₂ B ₂ C ₂ D ₂	K1 1 A1 B1 C1 D1	K ₀ 0 A ₀ B ₀ C ₀ D ₀	User ID Read	Read 10 A[7:0]]~.	s]) Byte Use J[7:0]: Use	r ID store	d in OTP:
1 1 0 1 1 1 1	1 1 1 1 1	2E	K7 0 A7 B7 C7	K ₆ 0 A ₆ B ₆ C ₆	K5 1 A5 B5 C5	K4 0 A4 B4 C4	K ₃ 1 A ₃ B ₃ C ₃	K ₂ 1 A ₂ B ₂ C ₂	K1 1 A1 B1 C1	K ₀ 0 A ₀ B ₀ C ₀	User ID Read	Read 10 A[7:0]]~.	s]) Byte Use J[7:0]: Use	r ID store	d in OTP:
1 1 0 1 1 1 1 1	1 1 1 1 1 1	2E	K7 0 A7 B7 C7 D7	K6 0 A6 B6 C6 D6	K5 1 A5 B5 C5 D5	K4 0 A4 B4 C4 D4	K ₃ 1 A ₃ B ₃ C ₃ D ₃	K ₂ 1 A ₂ B ₂ C ₂ D ₂	K1 1 A1 B1 C1 D1	K ₀ 0 A ₀ B ₀ C ₀ D ₀	User ID Read	Read 10 A[7:0]]~.	s]) Byte Use J[7:0]: Use	r ID store	d in OTP:
1 1 0 1 1 1 1 1 1	1 1 1 1 1 1 1	2E	K7 0 A7 B7 C7 D7 E7	K6 0 A6 B6 C6 D6 E6	K5 1 A5 B5 C5 D5 E5	K4 0 A4 B4 C4 D4 E4	K ₃ 1 A ₃ B ₃ C ₃ D ₃ E ₃	K ₂ 1 A ₂ B ₂ C ₂ D ₂ E ₂	K1 1 A1 B1 C1 D1 E1	K ₀ 0 A ₀ B ₀ C ₀ D ₀ E ₀	User ID Read	Read 10 A[7:0]]~.	s]) Byte Use J[7:0]: Use	r ID store	d in OTP:
1 0 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	2E	K7 0 A7 B7 C7 D7 E7 F7 G7	K ₆ 0 A ₆ B ₆ C ₆ D ₆ E ₆ F ₆ G ₆	K5 1 A5 B5 C5 D5 E5 F5 G5	K4 0 A4 B4 C4 D4 E4 F4 G4	K ₃ 1 A ₃ B ₃ C ₃ D ₃ E ₃ F ₃ G ₃	K ₂ 1 A ₂ B ₂ C ₂ D ₂ E ₂ F ₂ G ₂	K1 1 A1 B1 C1 D1 E1 F1 G1	Ko 0 Ao Bo Co Do Eo Fo Go	User ID Read	Read 10 A[7:0]]~.	s]) Byte Use J[7:0]: Use	r ID store	d in OTP:
1 1 0 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	2E	K7 0 A7 B7 C7 D7 E7 F7	K ₆ 0 A ₆ B ₆ C ₆ C ₆ E ₆ F ₆	K5 1 A5 B5 C5 D5 E5 F5	K4 0 A4 B4 C4 D4 E4 F4	K ₃ 1 A ₃ B ₃ C ₃ C ₃ D ₃ E ₃ F ₃	K ₂ 1 A ₂ B ₂ C ₂ C ₂ D ₂ E ₂ F ₂	K1 1 A1 B1 C1 D1 E1 F1	K ₀ 0 A ₀ B ₀ C ₀ E ₀ F ₀	User ID Read	Read 10 A[7:0]]~.	s]) Byte Use J[7:0]: Use	r ID store	

		Hex		D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01]
1	1	2F	0	0	As	A	0	0	A ₁	Ao		A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1	52	A7	As	As	A	A3	A ₂	A ₁	A	White COT register	[227 bytes], which contains the content o
0	1		B7	Be	Bo	Be	B ₃	B ₂	B1	Bo		VS[nX-LUTm], TP[nX], RP[n], SR[nXY],
0	1						:	,				FR and XON[nXY] Refer to Session 6.7 WAVEFORM
0	1		+				•	•	•			SETTING
			-	-		1						
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1680A application note. BUSY pad will output high during operation.
						I			_			
0	0	35	0	0	4	4	0	4	0	4	CPC Status Boad	
0	0	35	0 A15	0 A14	1 A13	1 A ₁₂	0 A11	1 A10	0 A9	1 As	CRC Status Read	CRC Status Read A[15:0] is the CRC read out value

-		d Ta Hex		D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h] The command required CLKEN=1.
												Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display	
0	1		A ₇	0	0	0	0	0	0	0	Option	A[7] Spare VCOM OTP selection
0	1		B ₇	Be	Bs	B ₄	Ba	B ₂	B ₁	Bo	1	0: Default [POR] 1: Spare
0	1		C7	C ₆	C ₅	C4	C ₃	C ₂	C1	C ₀		
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D_2	D ₁	D ₀		B[7:0] Display Mode for WS[7:0]
0	1		E7	E ₆	E ₅	E4	E ₃	E ₂	Eı	E ₀		C[7:0] Display Mode for WS[15:8] D[7:0] Display Mode for WS[23:16]
0	1		0	F ₆	0	0	F ₃	F ₂	F1	F ₀		0: Display Mode 1
0	1		G7	G ₆	G5	G4	G ₃	G ₂	G ₁	Go		1: Display Mode 2
0	1		H ₇	He	Ho	H ₄	Ha	H ₂	H1	Ho		F[6]: Ping-Pong for Display Mode 2
0	1		17	16	15	14	la	12	11	lo		0: RAM Ping-Pong disable [POR]
0	1		J7	Je	J5	Ja	J ₃	J ₂	J1	Jo		1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version.
												Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not support for Display Mode 1
	-	-	-	-	-			-	-	-		
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID A[7:0]]~J[7:0]: UserID [10 bytes]
0	1	-	A7 B7	A ₆ B ₆	As Bs	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀		
0	1	_	D7	C ₆	C ₅	C ₄	C ₃	62 C2	C ₁	C ₀	-	Remarks: A[7:0]~J[7:0] can be stored in
0	1	-	D7	D ₆	Ds	D ₄	D3	D2	Di	D ₀		OTP
0	1		E7	E ₆	E ₅	E4	E ₃	E2	Et	E	-	
0	1	-	F7	Fe	Fs	F ₄	F ₃	F ₂	Fi	Fo	7	
0	1		G7	Ge	Gs	G4	G ₃	G ₂	G1	Go		
0	1		Hz	He	Hs	H ₄	Ha		H	Ho		
0	1		17	16	ls	14	13	12	11	lo		
0	1		J7	Js	J5	J4	J ₃	J ₂	J ₁	Jo		
											1	1222
0	1	39	0	0	0	0	0	0	0 A1	1 A ₀	OTP program mode	OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage
												: User is required to EXACTLY follow the reference code sequences

and the second second		d Ta Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descr	iption	
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control			
0	1	00	A7	As	As	A4	0	0	A ₁	Ao		A[7:0]	= C0h	[POR], set VBD as HIZ.
													7:6]	Select VBD as
													0	GS Transition,
													(2)) 	Defined in A[2] and A[1:0]
)1	Fix Level, Defined in A[5:4]
													0	VCOM
												11[F	POR]	HiZ
												A [5:4]	Fix Le	evel Setting for VBD
													5:4]	VBD level
													00	VSS
)1	VSH1
													10	VSL
													11	VSH2
												<u> </u>		V3112
												VBD L 00b: V	evel S COM	ransition setting for VBD election: ; 01b: VSH1; lb: VSH2
													1:0]	VBD Transition
)0	LUTO
)1	LUT1
												1	10	LUT2
												1	11	LUT3
										L		<u> </u>		2013
0	1	3F	0 A7	0 A ₆	1 As	1 A4	1 A3	1 A2	1 A1	1 A ₀	End Option (EOPT)	Option for LUT end Data bytes should be set for this command or programmed into Wavefor setting. 22h Normal.		
												07h		ce output level keep ious output before power off
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read	RAMO	Ontion
0	1	41	0	0	0	0	0	0	0	Ao	Read Row Option	A[0]=		
U			0	U	U	v	U	v	v	~0		0 : Re RAM0	ad RA x24 ad RA	M corresponding to M corresponding to
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address			start/end positions of the
0	1		0	0	As	A ₄	A ₃	A ₂	A ₁	A ₀	Start / End position			ess in the X direction by an
0	1		0	0	Bo	B ₄	B ₃	B ₂	B ₁	Bo		addres	ss unit	for RAM
														5:0], XStart, POR = 00h 5:0], XEnd, POR = 15h
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address	Specif	v the s	start/end positions of the
0	1	10	A7	As	As	A4	A3	A ₂	A	A	Start / End position			ress in the Y direction by an
0	1		0	0	0	0	0	0	0	As				for RAM
20				-							-			
0	1		B7	B6	B5	B4	B ₃	B ₂	B1	B ₀ B ₈				8:0], YStart, POR = 000h 8:0], YEnd, POR = 127h
-	_		-	-	-	-								-
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address			settings for the RAM X
0	1		0	0	As	A4	A ₃	A ₂	A ₁	Ao	counter	A[5:0]		ne address counter (AC)

/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descripti	on																										
0	0	46	0	1	0	0	0	1		0	Auto Write RED RAM for		and the largest strength and the second strength	M for Red	ular Patter																								
0	1	40	A7		A ₆	As	A4	0	A ₂	Aı	Ao	Regular Pattern	Auto Write RED RAM for Regular Patte A[7:0] = 00h [POR]																										
												A[6:4]: St	1st step v ep Height, ter RAM in to Gate	POR= 00	0																								
												A[6:4]	Height	A[6:4]	Height																								
												000	8	100	128																								
												001	16	100	256																								
												010	32		296																								
														110																									
												011	64	111	NA																								
												Step of al	ep Width, ter RAM ir to Source	X-directi) on																								
												A[2:0]	Width	A[2:0]	Width																								
												000	8	100	128																								
												000	16	100	120																								
												010	32	110	NA																								
												011	64	111	NA																								
													BUSY partition	d will outpo	ut high du	ring																							
)	0	47	0	1	0	0	0	1	1	1	Auto Write B/W RAM for	Auto Write	e B/W RAI	M for Rea	ular Patte																								
0 1		A	A7 .	As	-	A ₄	0	A ₂	At	Ao		A[7:0] = 0																											
															A[6:4]: St	1st step v ep Height, ter RAM in to Gate	POR= 00	0																					
												A[6:4]	Height	A[6:4]	Height																								
																																					000	8	100
												001	16	101	256																								
												010	32	110	296																								
												011	64	111	NA																								
												Step of al	ep Width, ter RAM ir to Source Width 8 16 32 64	NX-directi																									
												During op high.	eration, B	USY pad	will output																								
)	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initi	al settings	for the R/	AM Y																								
)	1		A7	Ae	As	A ₄	A ₃	A ₂	A ₁	Ao	counter		h the addre	ess counte	er (AC)																								
0	1		0	0	0	0	0	0	0	As		A[8:0]: 00	0h [POR].																										
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.		ne display minate																									

OPTICAL SPECIFICATION 8.

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур.	Мах	Units	Notes
R	White Reflectivity	White	30	35	-	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
GN	2 Grey Level	-		DS+(WS-DS)*n(m-1)			8-3
T update	Image update time	At 25 ℃		12	-	sec	
Life		Topr		1000000 times or 5 years			
Notes:							

- 8-1. Luminance meter: Eye-One Pro Spectrophotometer.
- 8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.
- 8-3 WS: White state, DS: Dark state. shore

9. HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases,

which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.


Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status						
Product specification This data sheet contains final product specifications.						
	Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).						
Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.						
Application information						
Where application information specification.	Where application information is given, it is advisory and does not form part of the					


10. RELIABILITY TEST


NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h
I	Low-Temperature Storage	Test in white pattern
0	Llinh Townsonthing Otomore	T=+70°C, RH=40%, 240h
2	High-Temperature Storage	Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High Temperature High Humidity Operation	T=40°C , RH=80%, 240h
0	High Temperature	T=50°C , RH=80%, 240h
6	High Humidity Storage	Test in white pattern
7	Temperature Cycle	1 cycle: [-25°C 30min]→ [+70 °C 30 min] : 50 cycles Test in white pattern
0		765W/m² for 168hrs, 40℃
8	UV Exposure Resistance	Test in white pattern
		Air +/-15KV; Contact +/-8KV
		(Test finished product shell, not display only)
9	ESD Gun	Air +/-8KV; Contact +/-6KV
0		(Naked EPD display, no including IC and FPC area)
		Air +/-4V; Contact +/-2KV
		(Naked EPD display, including IC and FPC area)

11. BLOCK DIAGRAM




12. REFERENCE CIRCUIT





13. TYPICAL OPERATING STATUS

13.1 NORMAL OPERATION FLOW



13.2 NORMAL OPERATION REFERENCE PROGRAM CODE

ACTION	VALUE/DATA	COMMENT	
	POWER ON	N	
delay	10ms		
PIN CONFIG			
RESE#	low	Hardware reset	
delay	200us		
RESE#	high		
delay	200us		
Read busy pin		Wait for busy low	
Command 0x12		Software reset	
Read busy pin		Wait for busy low	
Command 0x01	Data 0x27 0x01 0x00	Set display size and driver output control	
Command 0x11	Data 0x01	Ram data entry mode	
Command 0x44	Data 0x00 0x0f	Set Ram X address	
Command 0x45	Data 0x27 0x01 0x00 0x00	Set Ram Y address	
Command 0x3C	Data 0x01	Set border	
	LOAD IMAGE AND	UPDATE	
Command 0x4E	Data 0x00	Set Ram X address counter	
Command 0x4F	Data 0x27 0x01	Set Ram Y address counter	
Command 0x24	Data 0xXX, 0xXX	Write B/W image data into to Register 0x24 RAM	
Command 0x4E	Data 0x00	Set Ram X address counter	
Command 0x4F	Data 0x27 0x01	Set Ram Y address counter	
Command 0x26	Data 0xXX, 0xXX	Write Red image data into Register 0x26 RAM	
Command 0x20			
Read busy pin	14		
Command 0x10	Data 0X01	Enter deep sleep mode	
	POWER OF		



14. INSPECTION CONDITION

14.1 ENVIRONMENT


Temperature: 25±3℃

Humidity: 55±10%RH


14.2 ILLUMINANCE

Brightness:1200~1500LUX; distance:20-30CM; Angle: Relate 30° surround.

14.3 INSPECT METHOD



14.4 DISPLAY AREA



14.5 INSPECTION STANDARD

14.5.1 ELECTRIC INSPECTION STANDARD


NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA		Zone A
2	Black/White spots	D≤0.25mm, Allowed 0.25mm <d≤0.4mm, N≤3,Distance≥5mm 0.4mm<d, allow<="" not="" td=""><td>MI</td><td rowspan="2">Visual inspection Visual/ Inspection card</td></d,></d≤0.4mm, 	MI	Visual inspection Visual/ Inspection card	
3	Black/White spots (No switch)	L ≤0.6mm, W≤0.2mm, N≤1 L≤2.0mm, W>0.2mm, Not allow L>0.6mm, Not Allow			
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash spots/Larger FPL size	Flash points in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B
6	Display wrong/Missing	All appointed displays are showed correct		Visual inspection	Zana A
7	Short circuit/Circuit break/Abnormal display	Not Allowed	MA		Zone A
-					

14.5.2 APPEARANCE INSPECTION STANDARD

NO.	ltem	Standard	Defect level	Method	Scope
1	B/W spots/Bubble/Foreign bodies/Dents	b = (L + W)/2 D ≤ 0.25 mm, Allowed, 0.25 mm $< D \leq 0.4$ mm, N ≤ 3 , D > 0.4 mm, Not allow	MI	Visual Inspection	Zone A
2	Glass crack	Not Allowed	MA	Visual/	Zone A Zone B
3	Dirty	МІ	Microscope	Zone A Zone B	
4	Chips/Scratch/Edge crown	$X \le 3$ mm, $Y \le 0.5$ mm $X \le 3$ mm, $Y \le 0.5$ mm 2 mm $\le X$ or 2 mm $\le Y$ Allow 4mm	MI	Visual/ Microscope	Zone A Zone B
5	Substrate color difference	Allowed			
6	FPC broken/FPC Oxidation/scratch	Not allow	MA	Visual/ Microscope	Zone B
7	PCB damaged/Poor	PCB (Circuit area) damaged Not	MI	Visual/Ruler	Zone B

8	welding/Curl Edge Adhesives height/FPL/Edge adhesives bubble	Allow, PCB Poor welding Not Allow PCB Curl≤1% Edge Adhesives height≤Display surface Edge adhesive seep in≤1/2 Margin width FPL tolerance±0.3mm Edge adhesive bubble: bubble width≤1/2 Margin width; Length≤0.5mm, n≤3	
9	Protect film	Surface scratch but not effect protect function, Allowed	Visual Inspection
		shore	hordwore

15. PACKING



16. PRECAUTIONS

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL/EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL/EPD Tag with a completely white image to avoid this issue.
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.