# SPD1656

## Advance Information

640 Source x 480 Gate Active Matrix EPD Display Driver with Controller for color application

This document contains information on a new product. Specifications and information herein are subject to change without notice.



 http://www.solomon-systech.com

 SPD1656
 Rev 1.1
 P 1/44
 Jan 2020

## Appendix: IC Revision history of SPD1656 Specification

Version	Change Items	Effective Date
1.0	Initial Release	06-May-2019
	1) Updated AC Characteristics	
1.1	2) Updated application circuit and component list	03-Jan-2020
	3) Updated command description	

## CONTENTS

1	G	ENERAL DESCRIPTION	5
2	FI	EATURES	5
3	ο	RDERING INFORMATION	6
4	B		6
5			
5	F1		
6	FU	UNCTIONAL BLOCK DESCRIPTION	10
	6.1		
	6.1.1	MCU INTERFACE SELECTION	
	6.1.3	3 MCU SERIAL PERIPHERAL INTERFACE (3-WIRE SPI)	
	6.2	RAM	12
	6.3		
	0.4 6.5	VCOM SENSING	12
	6.6	GATE WAVEFORM, PROGRAMMABLE SOURCE AND VCOM WAVEFORM	
	6.7	TEMPERATURE SEARCHING MECHANISM	14
	6.8	EXTERNAL TEMPERATURE SENSOR I2C SINGLE MASTER INTERFACE	
	6.10	CASCADE MODE	
7	C	OMMAND TABLE	17
8	C	OMMAND DESCRIPTION	21
9	P	OWER ON/OFF SEQUENCE	
	9.1	POWER ON SEQUENCE DISPLAY	36
	9.2	Power off Sequence Display	
1	0	OPERATION FLOW AND CODE SEQUENCE	37
	10.1	GENERAL OPERATION FLOW TO DRIVE DISPLAY PANEL	
1	1	ABSOLUTE MAXIMUM RATING	38
1:	2	ELECTRICAL CHARACTERISTICS	
1	3	AC CHARACTERISTICS	40
	13.1	Serial Peripheral Interface	
1	4	APPLICATION CIRCUIT	42
1	5	PACKAGE INFORMATION	43

## TABLES

TABLE 3-1 : ORDERING INFORMATION	6
TABLE 6-1 : INTERFACE PINS ASSIGNMENT UNDER DIFFERENT MCU INTERFACE	10
TABLE 6-2 : CONTROL PINS STATUS OF 4-WIRE SPI	10
TABLE 6-3 : CONTROL PINS STATUS OF 3-WIRE SPI	11
TABLE 11-1 : MAXIMUM RATINGS	
TABLE 12-1: DC CHARACTERISTICS	
TABLE 12-2: REGULATORS CHARACTERISTICS	39
TABLE 13-1 : SERIAL PERIPHERAL INTERFACE TIMING CHARACTERISTICS	40
TABLE 14-1: COMPONENT LIST FOR SPD1656 APPLICATION CIRCUIT	42

## FIGURES

FIGURE 4-1 : SPD1656 BLOCK DIAGRAM	6
FIGURE 6-1 : WRITE PROCEDURE IN 4-WIRE SPI MODE	
FIGURE 6-2 : WRITE PROCEDURE IN 3-WIRE SPI MODE	
FIGURE 6-3 : EXAMPLE OF GATE OUTPUT WITH XON SETTING CHANGE	
FIGURE 10-1: OPERATION FLOW TO DRIVE DISPLAY PANEL	
FIGURE 13-1: 3 PIN SERIAL INTERFACE CHARACTERISTICS (WRITE MODE)	
FIGURE 13-2: 3 PIN SERIAL INTERFACE CHARACTERISTICS (READ MODE)	
FIGURE 13-3: 4 PIN SERIAL INTERFACE CHARACTERISTICS (WRITE MODE)	
FIGURE 14-1: SCHEMATIC OF SPD1656 APPLICATION CIRCUIT FOR 3-COLOR APPLICATION	

## **1** General Description

The SPD1656 is an Active Matrix EPD Display Driver with Controller which can support Red/Black/White. It consists of 640 source outputs, 480 gate outputs, 1 VCOM and 1 VBD for border that can support a maximum display resolution 640x480. In addition, the SPD1656 has a cascade mode that can support higher display resolution up to display resolution 1280x480.

The SPD1656 embeds booster, regulators and oscillator. Data/Commands are sent from general MCU through the hardware selectable Serial peripheral.

#### 2 Features

- Power supply:
  - VDD: 2.3 to 3.6V
  - VDDIO: Connect to VDD
  - VDDD/VDDDO: 1.8V, regulate from VDD supply
- Design for dot matrix type active matrix EPD display
- Resolution: 640 source outputs; 480 gate outputs; 1 VCOM; 1VBD for border
- On chip display RAM
  - 3bit outputs per pixel to support black/ white/ color
  - On-chip booster and regulator for generating VCOM, Gate and Source driving voltage
    - Gate driving output voltage:
      - VGH: 17V to 20V (Voltage step: 1V)
      - VGL: -VGH
  - Source / VBD driving output voltage:
    - VSH: 15V
    - VSH\_LV: 3V to 15V (Voltage step: 200mV)
    - VSL\_LV: -3V to -15V (Voltage step: 200mV)
    - VSL\_LV2: -3V to -15V (Voltage step: 200mV)

-15V

- VSL:
- VCOM output voltage
  - DCVCOM: -4V to -0.1V (Voltage step: 50mV)
  - Built in VCOM sensing
- 640 outputs source driver with 3-bit resolution for black/ white/ color
  - 7 levels output (VSH, VSH\_LV, GND, VSL\_LV, VSL\_LV2, VSL and floating)
  - Output deviation: 0.2V
  - Left and Right shift capability
  - 1 output VBD driver for border:
    - Function same as the programmable source driver with selected LUT
    - Selected Output as VCOM
- 480 outputs gate driver
  - 2 levels output (VGH and VGL)
  - Up and down shift capability
  - Max 40Vp-p
- 1 output VCOM driver:
  - DCVCOM
    - ACVCOM for 4 levels output
      - > VSH+DCVCOM, DCVCOM, VSL+DCVCOM and floating
- Pre select resolutions: 640x240;600x240;640x320;600x320;

640x480;600x450;640x448;600x448

- On-chip oscillator
- Support frame rate: 200Hz (max)
- Support LUT (LUT0~LUT7, LUTVCOM, LUTXON)
- SPI Master Interface to external SPI flash for waveform storage
- Support Low voltage detect for supply voltage
- Internal Temperature Sensor (-25 to 50 degC, +/-2degC /8 bit status)
- I2C Single Master Interface to read external temperature sensor reading

- Cascade mode to support higher display resolution
- MCU interface: Serial peripheral , Maximum SPI write speed 10MHz
- Low current consumption for operation and sleep
- Available in COG package

## **3 ORDERING INFORMATION**

Ordering Part Number	Package Form	Remark	
SPD1656Z0	Gold Bump Die	Bump Face Up On Waffle pack Die thickness: 180um Bump height: 12um	

#### Table 3-1 : Ordering Information

## 4 Block Diagram



Figure 4-1 : SPD1656 Block Diagram

## **5 PIN DESCRIPTION**

**Key:** I = Input, O =Output, IO = Bi-directional (input/output), P = Power pin, C = Capacitor Pin NC = Not Connected, Pull L =connect to GND, Pull H = connect to V<sub>DDIO</sub>

Pin name	Туре	Connect to	Function	Description	When not in use
POWER SU	JPPLY				•
VDD	Ρ	Power Supply	Power Supply	Power input pin for the chip.	-
VDDA	Ρ	Power Supply	Power Supply	Power input pin for the chip. - Connect to VDD in the application circuit.	-
			ſ		1
VDDIO	Ρ	Power Supply	Power for interface logic pins	Power input pin for the Interface Connect to VDD in the application circuit.	-
VDDD	Ρ	Power Supply	Power for core logic	Core logic power pin - Connect to VDDDO in the application circuit.	-
VDDDO	С	Stabilizing capacitor	Regulator output for core logic	<ul> <li>VDDDO (1.8V) can be regulated internally from VDD.</li> <li>For the single chip application, a capacitor should be connected between VDDDO and GND under all circumstances.</li> <li>For the cascade mode application, a capacitor should be connected between VDDDO and GND in the master chip under all circumstances. For the slave chip, the capacitor is not necessary as VDDDO will be supplied from the cascade master chip externally.</li> </ul>	-
			ſ		I
GND	Р	GND	GND	Ground (Digital).	-
GNDA	Ρ	GND	GND	Ground (Analog) - Connect to GND in the application circuit.	-
VPP	Р	Reserved	Reserved	Reserved Keep it floating.	-
Digital IO					
SCL / MFSCL	I	MPU	Data Bus	Serial clock pin for interface: It would bypass to MFSCL by R65H command.	-
SDA / MFSDI	I/O	MPU	Data Bus	Serial data pin for interface: It would bypass to MFSDI by R65H command.	-
CSB	Ι	MPU	Logic Control	This pin is the chip select input connecting to the MCU.	VDDIO or GND
D/C	Ι	MPU	Logic Control	This pin is Data/Command control pin connecting to the MCU.	VDDIO or GND
RST_N	Ι	MPU	System Reset	This pin is reset signal input. Active Low.	-
BUSY_N	0	MPU	Device Busy Signal	This pin indicates the driver status. L: Driver is busy, data/VCOM is transforming. H: non-busy. Host side can send command/data to driver. In the cascade mode, the BUSY pin of the slave chip should be left open.	Open

Pin name	Туре	Connect to	Function	Description	When not in use	
S/M#	I	VDDIO/GND	Cascade Mode Selection	<ul> <li>This pin is Master and Slave selection pin.</li> <li>For the single chip application, the S/M# pin should be connected to VSS.</li> <li>In the cascade mode: For Master Chip, the S/M# pin should be connected to VSS.</li> <li>For Slave Chip, the S/M# pin should be connected to VDDIO. The oscillator, booster and regulator circuits of the slave chip will be disabled. The corresponding pins including CL, VDDD, VDDIO, VGH, VGL, VSH, VSH_LV, VSL_LV, VSH_LV2, VSL and VCOM must be connected to the master chip.</li> </ul>	-	
CL	I/O	GND	Clock signal	<ul> <li>This is the clock signal pin.</li> <li>For the single chip application, the CL pin should be tied GND.</li> <li>In the cascade mode, the CL pin of the slave chip should be connected to the CL pin of the master chip.</li> </ul>	GND	
BS	I	VDDIO/GND	MCU Interface Mode Selection	This pin is for selecting 3-wire or 4-wire SPI bus.BSMCU InterfaceL4-wire SPIH3-wire SPI(9 bits SPI)	-	
TSDA	I/O	Temperature sensor SDA	Interface to Digital Temp. Sensor	This pin is I <sup>2</sup> C Interface to digital temperature sensor Data pin. External pull up resistor is required when connecting to I <sup>2</sup> C slave.	Open	
TSCL	0	Temperature sensor SCL	Interface to Digital Temp. Sensor	This pin is I <sup>2</sup> C Interface to digital temperature sensor Clock pin. External pull up resistor is required when connecting to I <sup>2</sup> C slave.	Open	
FMSDO	0	MPU	Flash data output.	Serial communication data output. It would bypass to FMSDO by R65H command.	Open	
MFCSB	I	MPU	Flash chip select.	Serial communication chip select. It would bypass to MFCSB by R65H command.	VDDIO or GND	
FCSB	0		Flash chip select.	Serial communication chip select for External Flash		
FSCL	0	External SPI	Flash data clock	Serial communication clock output for External Flash		
FSDI	I	FLASH	Flash data input	Serial communication data input for External Flash		
FSDO	0		Flash data output	Serial communication data output for External Flash	Open	

Pin name	Туре	Connect to	Function	Description	When not in use
Analog Pin					
GDR	0	POWER MOSFET Driver Control		N-Channel MOSFET gate drive control pin.	-
RESE	Ι	Booster Control Input		Current sense input pin for the control Loop.	-
FB	Ι	Reserved	VGH, VGL	Reserved pin	Open
VGH	С	Stabilizing capacitor	Generation	Positive Gate driving voltage. Connect a stabilizing capacitor between VGH and GND in the application circuit.	-
VGL	С	Stabilizing capacitor		This pin is Negative Gate driving voltage. Connect a stabilizing capacitor between VGL and GND in the application circuit.	-
VSH	С	Stabilizing capacitor		This pin is Positive Source driving voltage, VSH Connect a stabilizing capacitor between VSH and GND in the application circuit.	-
VSH_LV	С	Stabilizing capacitor	VSH,	This pin is Positive Source driving voltage, VSH_LV Connect a stabilizing capacitor between VSH_LV and GND in the application circuit.	-
VSL_LV	С	Stabilizing capacitor	VSII_LV, VSL_LV, VSL_LV2,	This pin is Negative Source driving voltage, VSL_LV Connect a stabilizing capacitor between VSL_LV and GND in the application circuit.	-
VSL_LV2	С	Stabilizing capacitor	Generation	This pin is Negative Source driving voltage, VSL_LV2. Connect a stabilizing capacitor between VSL_LV2 and GND in the application circuit.	-
VSL	С	Stabilizing capacitor		This pin is Negative Source driving voltage, VSL. Connect a stabilizing capacitor between VSL and GND in the application circuit.	-
VCOM	С	Panel/ Stabilizing capacitor	VCOM Generation	These pins are VCOM driving voltage Connect a stabilizing capacitor between VCOM and GND in the application circuit.	-
Panel Drivi	ng	1	1		1
S [639:0]	0	Panel	Source driving signal	Source output pin.	Open
G [479:0]	0	Panel	Gate driving signal	Gate output pin.	Open
VBD [1:0]	0	Panel	Border driving signal	Border output pin.	Open
Othere					
others			Nlat		
NC	NC	NC	Connected	Keep open. Don't connect with other NC pins.	Open
RSV	GND	GND	Reserved	This is a reserved pin, connect to GND	GND
TPL1, TPL2, TPL3, TPL4	NC	NC	Reserved	Reserved pins. - Keep open. - Don't connect to other NC pins and test pins	Open
TPA1, TPA2, TPA3, TPA4	NC	NC	Reserved	Reserved pins. - Keep open. - Don't connect to other NC pins and test pins	Open

## 6 Functional Block Description

#### 6.1 MCU Interface

#### 6.1.1 MCU Interface selection

The SPD1656 can support 3-wire/4-wire serial peripheral. In the SPD1656, the MCU interface is pin selectable by BS shown in Table 6-1.

#### Note

<sup>(1)</sup> L is connected to GND

<sup>(2)</sup> H is connected to V<sub>DDIO</sub>

			<b>D</b> : 11			
			Pin Na	ame		
MCU Interface	BS	RST_N	CSB	D/C	SCL	SDA
4-wire serial peripheral interface (SPI)	Connect to GND	Required	Required	Required	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	Connect to VDDIO	Required	Required	Connect to GND	SCL	SDA

#### Table 6-1 : Interface pins assignment under different MCU interface

#### 6.1.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C and CSB. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 6-2

#### Table 6-2 : Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	D/C pin	CSB pin
Write command	↑	Command bit	L	L
Write data	<b>↑</b>	Data bit	Н	L

#### Note:

(1) L is connected to GND and H is connected to  $V_{\text{DDIO}}$ 

(2) ↑ stands for rising edge of signal

(3) SDA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C pin.



Figure 6-1 : Write procedure in 4-wire SPI mode

#### 6.1.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CSB. The operation is similar to 4-wire SPI while D/C pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 6-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C bit, D7 bit, D6 bit to D0 bit. The first bit is D/C bit which determines the following byte is command or data. When D/C bit is 0, the following byte is command. When D/C bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

Function	SCL pin	SDA pin	D/C pin	CSB pin
Write command	1	Command bit	Tie LOW	L
Write data	<u>↑</u>	Data bit	Tie LOW	L

#### Table 6-3 : Control pins status of 3-wire SPI

#### Note:

(1) L is connected to GND and H is connected to  $V_{\text{DDIO}}$ 



Figure 6-2 : Write procedure in 3-wire SPI mode

#### 6.2 RAM

The On chip display RAM is holding the image data. 3bpp for 640x480 resolution Ram content and LUT mapping is shown in below:

RAM content	LUTn	Refer to Register of LUT
000b	LUT0	LUTB (R21h)
001b	LUT1	LUTG1 (R23h)
010b	LUT2	LUTG2 (R24h)
011b	LUT3	LUTW (R22h)
100b	LUT4	LUTR0 (R25h)
101b	LUT5	LUTR1 (R26h)
110b	LUT6	LUTR2 (R27h)
111b	LUT7	LUTR3 (R28h)

#### 6.3 Oscillator

The oscillator module generates the clock reference for waveform timing and analog operations.

#### 6.4 Booster & Regulator

A voltage generation system is included in the driver. It provides all necessary driving voltages required for an AMEPD panel including VGH, VGL, VSH, VSH\_LV, VSL\_LV, VSL\_LV2, VSL and VCOM. External application circuit is needed to make the on-chip booster & regulator circuit work properly.



#### 6.5 VCOM Sensing

This functional block provides the scheme to select the optimal VCOM DC level. The sensed value can be programmed into flash. It required PON for analog voltage ready. The typical flow of VCOM sensing:

- Active Gate is scanning during the VCOM sense Period.
- Source are GND.
- VCOM pin used for sensing.
- During Sensing period, BUSY\_N is kept flagged.
- After Sensing, Active Gate return to non-select stage.

#### 6.6 Gate waveform, Programmable Source and VCOM waveform

- There are 20 groups, each group contains 8 phases, totally 160 phases for programmable Source waveform with different phase length.
- The phase length of LUT0~LUT7, LUTVCOM, LUTXON is defined as TP[nX]
  - > The range of TP[nX] is from 0 to 255.
  - > n represents the Group number from 0 to 19; X represents the sub-group number from A to H.
  - > TP[nX] = 0 indicates phase skipped.
- The repeat count of group is defined as RP[n], which is used for the count of repeating TP[nA], TP[nB], TP[nC], TP[nD], TP[nE], TP[nF], TP[nG] and TP[nH];
  - > The range of RP[n] is from 0 to 255.
  - > n represents the Group number from 0 to 19;
  - $\blacktriangleright$  RP[n] = 0 indicates No repeat, End of LUT
- Source/VCOM Voltage Level and XON setting are constant in each phase.
- VS [nX-LUTn] indicates the voltage in phase n for transition LUT0 ~ LUT7.
  - > 000 GND
  - ≻ 001 VSH
  - ➢ 010 VSL
  - ➢ 011 VSH\_LV
  - ➤ 100 VSL\_LV
  - ➢ 101 VSL\_LV2
  - > 110 Reserved
  - ➤ 111 HiZ
- VS [nX- LUTVCOM] indicates the voltage in phase n for transition VCOM.
  - > 00 DCVCOM
  - > 01 VSH+DCVCOM
  - ➤ 10 VSL+DCVCOM
  - ≻ 11 HiZ
- VS [nX- LUTXON] indicates the voltage in phase n for XON selection.
  - > 0 All gate on [Gate keep High until the phase for normal gate scan]
    - > 1 Normal gate scan function

XON			1			(	)			(	)				1		1			
1st Gate	Scan	VGL	VGL	VGL	Scan	VGH	VGH	VGH	VGH	VGH	VGH	VGH	Scan	VGL	VGL	VGL	Scan	VGL	VGL	VGL
2nd Gate	VGL	Scan	VGL	VGL	VGL	Scan	VGH	VGH	VGH	VGH	VGH	VGH	VGH	Scan	VGL	VGL	VGL	Scan	VGL	VGL
Last Gate	VGL	VGL	VGL	Scan	VGL	VGL	VGL	Scan	VGH	VGH	VGH	VGH	VGH	VGH	VGH	Scan	VGL	VGL	VGL	Scan
	Scanning Turn on one by on							Keep High				Turn off one by one				Scanning				

Figure 6-3 : Example of Gate output with XON setting change

#### 6.7 Temperature Searching Mechanism

There are 10 temperature segments which could be selected by specifying TB0~TB8 (address: 25002~25010). The comparison

	Orde	er	Comp	parison C	ondition		Segme	ent					
	1		Rea	al Temp. •	< TB0		T0 Segr	nent					
	2		TB0 ≦	Real Terr	пр. < ТВ1		T1 Segr	nent					
	3		TB1 ≦	Real Terr	пр. < TB2		T2 Segr	nent					
	4		TB2 ≦	Real Terr	пр. < ТВЗ		T3 Segr	nent					
	5		TB3≦	nent									
	6		TB4 ≦ Real Temp. < TB5 T5 Segment										
	7		TB5 $\leq$ Real Temp. < TB6 T6 Segment										
	8		TB6 ≦	nent									
	9		TB7 ≦	Real Terr	пр. < ТВ8		T8 Segr	nent					
	10		TB8	3 ≦ Real <sup>-</sup>	Гетр.		T9 Segr	nent					
т0	T1	T2	Т3	T4	T5	Т6	T7	Т8	Т9				
Segment	Segment	Segment	Segment	Segment	Segment	Segment	Segment	Segment	Segment				
TBO	TB1	TB2	TB3	TB4	TB5	TB	5 TB7	TB8					

The format of TB0~TB8 is as the below.

Bit7-0	Temperature (degC)
1011 0000b	-40
1011 1010b	-35
1101 1000b	-20
1111 1110b	-1
0000 0000b	0
0000 0010b	1
0011 0010b	25
0111 1000b	60

#### 6.8 External Temperature Sensor I2C Single Master Interface

The chip provides two I/O lines [TSDA and TSCL] for connecting digital temperature sensor for temperature reading sensing.

TSDA will treat as SDA line and TSCL will treat as SCL line. They are required connecting with external pull-up resistor.

1. If the Temperature value MSByte bit D11 = 0, then

the temperature is positive and value (DegC) = + (Temperature value) / 16

2. If the Temperature value MSByte bit D11 = 1, then

the temperature is negative and value (DegC) = - (2's complement of Temperature value) / 16

perature is negative and	value (DegC) – - (2 3 comple	ment of Temperatur	e value) / 10
12-bit binary	Hexadecimal	Decimal	Value
(2's complement)	Value	Value	[DegC]
1100 1001 0000	C90	-880	-55
1100 1001 0010	C92	-878	-54.875
1110 0111 0000	E70	-400	-25
1111 1111 1110	FFE	-2	-0.125
0000 0000 0000	0	0	0
0000 0000 0010	2	2	0.125
0001 1001 0000	190	400	25
0111 1101 0000	7D0	2000	125
0111 1110 0010	7E2	2018	126.125
0111 1110 1110	7EE	2030	126.875
0111 1111 0000	7F0	2032	127

#### 6.9 LUT (lookup table) Definition

Address		(Byte Count)		Address		Remark
0		County		0~259 (260)	LUTB	See command LUTB (R21h) for details
:				260~519 (260)	LUTW	LUTW (R22h)
:				520~779 (260)	LUTG1	LUTG1 (R23h)
:				780~1039 (260)	LUTG2	LUTG2 (R24h)
		(2080)	то	1040~1299 (260)	LUTR0	LUTR0 (R25h)
	Waveform LUT (T0~T9)			1300~1559 (260)	LUTR1	LUTR1 (R26h)
	(20800)			1560~1819 (260)	LUTR2	LUTR2 (R27h)
				1820~2079 (260)	LUTR3	LUTR3 (R28h)
		(2080)	T1	2080~4159		(Same as T0)
		(2080)	T2	4160~6239		(Same as T0)
			:			
		(2080)	T8	16640~18719		(Same as T0)
20799		(2080)	T9	18720~20799		(Same as T0)
20800		(220)	T0	20800~21019	-	
		(220)	T1	21020~21239	-	
	(2200)		:		-	See command LUTC (R20h) for details
	· · · · ·	(220)	T8	22560~22779		
22999		(220)	T9	22780~22999		
23000		(200)	T0	23000~23199		
	XON LUT (T0~T9)	(200)	T1	23200~23399	-	See command LUTXON (R29h) for
	(2000)		:		-	details
	· · · · ·	(200)	T8	24600~24799	-	
24999		(200)	Т9	24800~24999		
25000		(2)		25000~25001		Reserved
25001		(-/				
25002	Temperature Boundary (TB0~TB8)	(9)		25002~25010		
25010			то			
:		-	:			
:		-	:			See VSH I V/VSL I V voltage setting
		(20)		25011~25030		(R01h)
25030	T9_VSLC_LVL		Т9			
25031	T0_LVL2_EN & VSLC_LVL2.		то			
	T1_LVL2_EN &		:			
	VSLC_LVL2,		:			
		(10)		25031~25040		See VSL_LV2 voltage setting (R01h)
	T8_LVL2_EN &					
	T9 1 1/1 2 FN &	4	Т9			
25040	VSLC_LVL2		-			
25041~25599		(559)		25041~25599		TBD
25600	VCM_DC	(1)		25600		See VDCS voltage setting (R82h)
25601~25615		(15)	L	25601~25615		TBD
25616	T0_Frame rate		T0			
:	T1_Frame rate	(10)	:	25616 25025		See DLL control setting (D20k)
	:	(10)	:	25616~25625		See PLL control setting (K30h)
25625	T9_Frame rate		Т9			
Others						Reserved

#### 6.10 Cascade Mode

The SPD1656 has a cascade mode that can cascade 2 chips to achieve the display resolution up to 1280 (sources) x 480 (gates). The pin S/M# is used to configure the chip. When S/M# is connected to GND, the chip is configured as a master chip. When S/M# is connected to VDDIO, the chip is configured as a slave chip.

When the chip is configured as a master chip, it will be the same as a single chip application, i.e., all circuit blocks will be worked as usual. When the chip is configured as a slave chip, its oscillator and booster & regulator circuit will be disabled. The oscillator clock and all booster voltages will be come from the master chip. Therefore, the corresponding pins including CL, VDDD, VGH, VGL, VSH, VSH\_LV, VSL\_LV, VSL\_LV2, VSL, VGL and VCOM must be connected to the master chip.

## 7 COMMAND TABLE

W/R: 0: Write Cycle 1: Read Cycle C/D: 0: Command / 1: Data D7~D0: -: Don't Care #: Valid Data

Command	R/W	D/CX	D7	<b>D6</b>	D5	D4	D3	D2	D1	<b>D0</b>	Registers	
PSR	W	0	0	0	0	0	0	0	0	0		00h
	\//	1	+	#	+	-	+	#	#	#	RESITION RESALUD SHILSHD N RST N	
	10/	1	#	π	π		π	#	#	#	LUT EN VC OFEstage VCOM OFEstage VS OFEstage	
			#	-	-	-	-	#	#	#	LOT_EN, VG_OFFSlage, VCONI_OFFSlage, VS_OFFSlage	016
FVK		0	0	0	0	0	U #	<u> </u>	U #	<u>।</u>		0111
		1	-	-	-	-	#	#	#	#		
	VV	1	-	-	-	-	#	#	#	#		
-	VV	1	-	-	#	#	#	#	#	#	VSHC_LVL[5:0]	
	VV	1	-	-	#	#	#	#	#	#	VSLC_LVL[5:0]	
	VV	1	#	-	#	#	#	#	#	#	LVL2_EN, VSLC_LVL2[5:0]	
POF	VV	0	0	0	0	0	0	0	1	0		02h
PFS	W	0	0	0	0	0	0	0	1	1		03h
	W	1	-	-	#	#	-	-	#	#	T_VDS_OFF[1:0],	
-	W	1	-	-	#	#	#	#	#	#	VG_OFF[1:0], VCOM_OFF[1:0], VS_OFF[1:0]	
PON	W	0	0	0	0	0	0	1	0	0		04h
BTST	W	0	0	0	0	0	0	1	1	0		06h
	W	1	#	#	#	#	#	#	#	#	BT_PHA[7:0]	
	W	1	#	#	#	#	#	#	#	#	BT_PHB[7:0]	
	W	1	-	-	#	#	#	#	#	#	BT_PHC[5:0]	
DSLP	W	0	0	0	0	0	0	1	1	1		07h
	W	1	1	0	1	0	0	1	0	1	Check code	
DTM1	W	0	0	0	0	1	0	0	0	0		10h
	W	1	-	#	#	#	-	#	#	#	KPixel1[2:0], KPixel2[2:0]	
	W	1										
	W	1	-	#	#	#	-	#	#	#	Kpixel[2M-1][2:0], Kpixel[2M][2:0]	
DSP	W	0	0	0	0	1	0	0	0	1		11h
	R	1	#	-	-	-	-	-	-	-	Data_flag	
DRF	W	0	0	0	0	1	0	0	1	0		12h
WINM	W	0	0	0	0	1	0	1	0	0		14h
	W	1	-	-	•	-	•	-	•	#	WINM	
WHRES	W	0	0	0	0	1	0	1	0	1		15h
	W	1	-	-	-	-	-	-	#	#	WHRESSTART[9:0]	
	W	1	#	#	#	#	#	#	#	#		
	W	1	-	-	-	-	-	-	#	#	WHRESEND[9:0]	
	W	1	#	#	#	#	#	#	#	#		
WVRES	W	0	0	0	0	1	0	1	1	0		16h
	W	1	-	-	-	-	-	-	-	#	WVRESSTART[8:0]	
	W	1	#	#	#	#	#	#	#	#		
	W	1	-	-	-	-	-	-	-	#	WVRESEND[8:0]	
	W	1	#	#	#	#	#	#	#	#		
LUTC	W	0	0	0	1	0	0	0	0	0		20h
	W	1	#	#	#	#	#	#	#	#	Phase repeat times [7:0]	
	W	1	#	#	#	#	#	#	#	#	1stLVL[1:0], 2nd, 3rd, 4th	
	W	1	#	#	#	#	#	#	#	#	5th, 6th, 7th, 8th	
	W	1	#	#	#	#	#	#	#	#	1stFrameNumber[7:0]	
	W	1	#	#	#	#	#	#	#	#	2nd	
	W	1	#	#	#	#	#	#	#	#	3rd	
	W	1	#	#	#	#	#	#	#	#	4th	
	W	1	#	#	#	#	#	#	#	#	5th	
	W	1	#	#	#	#	#	#	#	#	6th	
	W	1	#	#	#	#	#	#	#	#	7th	
	W	1	#	#	#	#	#	#	#	#	8th	
LUTB	W	0	0	0	1	0	0	0	0	1		21h
	W	1	#	#	#	#	#	#	#	#	Phase repeat times [7:0]	
	W	1	-	#	#	#	-	#	#	#	1stLVL[2:0], 2nd,	
	W	1	-	#	#	#	-	#	#	#	3rd, 4th	
	W	1	-	#	#	#	-	#	#	#	5th, 6th,	
	W	1	-	#	#	#	-	#	#	#	7th, 8th	

Rev 1.1

	W	1	#	#	#	#	#	#	#	#	1stFrameNumber[7:0]	
	W	1	#	#	#	#	#	#	#	#	2nd	
	W	1	#	#	#	#	#	#	#	#	3rd	
	W	1	#	#	#	#	#	#	#	#	4th	
	W	1	#	#	#	#	#	#	#	#	5th	
	W	1	#	#	#	#	#	#	#	#	6th	
	W	1	#	#	#	#	#	#	#	#	7th	
	W	1	#	#	#	#	#	#	#	#	8th	
LUTW	W	0	0	0	1	0	0	0	1	0		22h
	W	1	#	#	#	#	#	#	#	#	Phase repeat times [7:0]	
	W	1	-	#	#	#	-	#	#	#	1stLVL[2:0], 2nd,	
	W	1	-	#	#	#	-	#	#	#	3rd, 4th	
	W	1	-	#	#	#	-	#	#	#	5th, 6th,	
	W	1	-	#	#	#	-	#	#	#	7th, 8th	
	W	1	#	#	#	#	#	#	#	#	1stFrameNumber[7:0]	
	W	1	#	#	#	#	#	#	#	#	2nd	
	W	1	#	#	#	#	#	#	#	#	3rd	
	W	1	#	#	#	#	#	#	#	#	4th	
	W	1	#	#	#	#	#	#	#	#	5th	
	W	1	#	#	#	#	#	#	#	#	6th	
	W	1	#	#	#	#	#	#	#	#	7th	
	W	1	#	#	#	#	#	#	#	#	8th	
LUTG1	W	0	0	0	1	0	0	0	1	1		23h
20101	Ŵ	1	#	#	#	#	#	#	#	#	Phase repeat times [7:0]	2011
	W	1	-	#	#	#	-	#	#	#	1stl VI [2:0] 2nd	
	Ŵ	1	-	#	#	#	-	#	#	#	3rd, 4th	-
	W	1	-	#	#	#	-	#	#	#	5th 6th	
	W	1	-	#	#	#	-	#	#	#	7th 8th	
	W	1	#	#	#	#	#	#	#	#	1stErameNumber[7:0]	
	W	1	#	#	#	#	#	#	#	#	2nd	
	W	1	#	#	#	#	#	#	#	#		
	W	1	#	#	#	#	#	#	#	#	4th	
	Ŵ	1	" #	#	" #	" #	" #	#	" #	" #	5th	
	Ŵ	1	" #	#	" #	" #	" #	#	" #	" #	6th	
	W	1	#	#	#	#	#	#	#	#	7th	
	Ŵ	1	" #	#	" #	" #	" #	#	" #	" #	8th	
LUTG2	Ŵ	0	0	0	1	0	0	1	0	0		24h
20102	Ŵ	1	<u></u> #	<u></u> #	+ #	<u></u>	<u> </u>	+ #	<u> </u>	#	Phase repeat times [7:0]	2-11
	W	1	-	#	#	#	-	#	#	#	1stl V/ [2:0] 2nd	
	Ŵ	1	-	#	#	#	-	#	" #	#	3rd 4th	
	Ŵ	1	-	#	#	#	-	#	" #	#	5th 6th	
	Ŵ	1	<u> </u>	# #	#	# #	-	#	#	#	7th 8th	
	Ŵ	1	#	#	#	#	#	#	#	#	1stFrameNumber[7:0]	
	\//	1	#	#	#	#	#	#	#	#	2nd	
	\//	1	#	#	#	#	#	#	#	#	3rd	
	\//	1	#	#	#	#	#	#	#	#	4th	
	\//	1	#	#	#	#	#	#	#	#	5th	
	\//	1	#	#	#	#	#	#	#	#	6th	
		1	#	#	#	#	#	#	#	#	7th	
	Ŵ	1	#	# #	#	# #	#	#	#	#	8th	
LUTRO		0		$\pi$	π 1	$\pi$	$\pi$	π 1	$\pi$	π 1	001	25h
LOTINO		1	#	- U - #	1 #	- U - #	0 #	1 #	0 #	1 #	Phase repeat times [7:0]	2311
		1	#	#	#	#	#	#	#	#		
		1		# #	#	#	-	#	# #	#		-
	۷۷ ۱۸/	1	┣━	# #	# #	# #	-	#	# #	#	510, 411 5th 6th	
	1/1	1		# #	# #	# #	-	#	# #	#	Jui, Oll, 7th Oth	
	10/	1	- #	#	#	#	- #	#	# #	#	/ III, OIII 1ctEromeNumber[7:0]	
		1	<del>  </del>	#	# #	# #	#	#	#	# #		+
	VV \\/	1	# #	#	# #	#	#	#	#	#	211U 2rd	
		1	# #	# #	# #	# #	# #	#	# #	# #	370 44b	
		4	#	Η μ	Η μ	Η μ	Η Ψ	#	Η μ	# 	4tn	
	VV	1	#	#	#	#	#	#	#	#	5th	┥───
	VV	1	#	#	#	#	#	#	#	#	6th	<u> </u>

	W	1	#	#	#	#	#	#	#	#	7th	
	W	1	#	#	#	#	#	#	#	#	8th	
LUTR1	W	0	0	0	1	0	0	1	1	0		26h
	W	1	#	#	#	#	#	#	#	#	Phase repeat times [7:0]	
	W	1	-	#	#	#	-	#	#	#	1stLVL[2:0], 2nd,	
	W	1	-	#	#	#	-	#	#	#	3rd, 4th	
	W	1	-	#	#	#	-	#	#	#	5th, 6th,	1
	W	1	-	<i>"</i> #	#	#	-	#	" #	<i>"</i> #	7th 8th	
-	Ŵ	1	#	#	#	#	#	#	#	#	1stFrameNumber[7:0]	
	Ŵ	1	#	#	#	#	#	#	#	#	2nd	
	W/	1	# #	# #	#	#	#	#	#	#	3rd	1
		1	#	#	#	#	#	#	#	#	Ath	
		1	#	#	#	#	#	#	#	#	5tb	
		1	#	#	#	#	#	#	#	#		
		1	#	#	#	#	#	#	#	#	011	
		1	# #	#	#	#	#	#	#	#	/ III	
			#	#	#	#	#	#	#	#	001	076
LUIRZ		0	0	0	I H	0	0	<u>н</u>	<u>н</u>	<u>н</u>	Dhase repeat times [7:0]	2711
	VV	1	Ħ	#	#	#	Ħ	#	#	#		
	VV	1	-	#	#	#	-	#	#	#	1stLVL[2:0], 2nd,	
	VV	1	-	#	#	#	-	#	#	#	3rd, 4th	<b> </b>
	VV	1	-	#	#	#	-	#	#	#	5th, 6th,	<u> </u>
	VV	1	-	#	#	#	-	#	#	#	7th, 8th	
	VV	1	#	#	#	#	#	#	#	#	1stFrameNumber[7:0]	
	W	1	#	#	#	#	#	#	#	#	2nd	
	W	1	#	#	#	#	#	#	#	#	3rd	
-	W	1	#	#	#	#	#	#	#	#	4th	
	W	1	#	#	#	#	#	#	#	#	5th	
	W	1	#	#	#	#	#	#	#	#	6th	
	W	1	#	#	#	#	#	#	#	#	7th	
	W	1	#	#	#	#	#	#	#	#	8th	
LUTR3	W	0	0	0	1	0	1	0	0	0		28h
	W	1	#	#	#	#	#	#	#	#	Phase repeat times [7:0]	
	W	1	-	#	#	#	-	#	#	#	1stLVL[2:0], 2nd,	
	W	1	-	#	#	#	-	#	#	#	3rd, 4th	
	W	1	-	#	#	#	-	#	#	#	5th, 6th,	
	W	1	-	#	#	#	-	#	#	#	7th, 8th	
	W	1	#	#	#	#	#	#	#	#	1stFrameNumber[7:0]	
	W	1	#	#	#	#	#	#	#	#	2nd	
	W	1	#	#	#	#	#	#	#	#	3rd	
	W	1	#	#	#	#	#	#	#	#	4th	
	W	1	#	#	#	#	#	#	#	#	5th	
	W	1	#	#	#	#	#	#	#	#	6th	
	W	1	#	#	#	#	#	#	#	#	7th	
	W	1	#	#	#	#	#	#	#	#	8th	
LUTXON	W	0	0	0	1	0	1	0	0	1		29h
	W	1	#	#	#	#	#	#	#	#	Phase repeat times [7:0]	I
	W	1	#	#	#	#	#	#	#	#	1stXON[0], 2nd,, 8th	
	W	1	#	#	#	#	#	#	#	#	1stFrameNumber[7:0]	
	W	1	#	#	#	#	#	#	#	#	2nd	
	W	1	#	#	#	#	#	#	#	#	3rd	
	W	1	#	#	#	#	#	#	#	#	4th	
	W	1	#	#	#	#	#	#	#	#	5th	
	W	1	#	#	#	#	#	#	#	#	6th	
	W	1	#	#	#	#	#	#	#	#	7th	1
	W	1	#	#	#	#	#	#	#	#	8th	
PLL	W	0	0	0	1	1	0	0	0	0		30h
	W	1	-	-	#	#	#	#	#	#	M[2:0], N[2:0]	
TSC	W	0	0	1	0	0	0	0	0	0		40h
	R	1	#	#	#	#	#	#	#	#	DI10:31 / TSI7:11	1
	R	1	#	 #	#	-	-	-	-	-	D[2:0] / TS[0]	1
TSF	Ŵ	0	0	1	0	0	0	0	0	1	- [][.]	41h
	W	1	#	-	-	-	#	#	#	#		
	vv		π				π	π	π	π	102, 10[0.0]	

TSW	W	0	0	1	0	0	0	0	1	0		42h
	W	1	#	#	#	#	#	#	#	#	WATTR[7:0]	
	W	1	#	#	#	#	#	#	#	#	WMSB[7:0]	
	W	1	#	#	#	#	#	#	#	#	WLSB[7:0]	
TSR	W	0	0	1	0	0	0	0	1	1		43h
	R	1	#	#	#	#	#	#	#	#	RMSB[7:0]	
	R	1	#	#	#	#	#	#	#	#	RLSB[7:0]	
CDI	W	0	0	1	0	1	0	0	0	0		50h
	W	1	#	#	#	1	#	#	#	#	VBD[2:0], CDI[3:0]	
LPD	W	0	0	1	0	1	0	0	0	1		51h
	R	1	-	-	-	-	-	-	-	#	LPD	
TCON	W	0	0	1	1	0	0	0	0	0		60h
	W	1	#	#	#	#	#	#	#	#	S2G[3:0], G2S[3:0]	
TRES	W	0	0	1	1	0	0	0	0	1		61h
	W	1	-	-	-	-	-	-	#	#	HRES[9:0]	
	W	1	#	#	#	#	#	#	#	#		
	W	1	-	-	-	-	-	-	-	#	VRES[8:0]	
	W	1	#	#	#	#	#	#	#	#		
DAM	W	0	0	1	1	0	0	1	0	1		65h
	W	1	-	-	-	-	-	-	-	#	DAM	
FLG	W	0	0	1	1	1	0	0	0	0		71h
	R	1	-	-	#	#	#	#	#	#	I2C_ERR, I2C_BUSYN, DATA_FLAG, PON, POF, BUSY_N	
AMV	W	0	1	0	0	0	0	0	0	0		80h
	W	1	#	#	#	#	#	#	#	#	AMVT[3:0], AMVX, AMVS, VDCS_AMV,AMVE	
VV	W	0	1	0	0	0	0	0	0	1		81h
	R	1	-	#	#	#	#	#	#	#	VV[6:0]	
VDCS	W	0	1	0	0	0	0	0	1	0		82h
	W	1	-	#	#	#	#	#	#	#	VDCS[6:0]	
CCSET	W	0	1	1	1	0	0	0	0	0		E0h
	W	1	#	#	#	#	#	#	#	#	CCSET[7:0]	
PWS	W	0	1	1	1	0	0	0	1	1		E3h
	W	1	#	#	#	#	#	#	#	#	VCOM_W[3:0], SD_W[3:0]	

Note:

- (1) Any bits shown here as 0 must be written with a 0. All unused bits should also be set to zero. Device malfunction may occur if this is not done.
- (2) Commands are processed on the 'stop' condition of the interface.
- (3) Registers marked 'W/R' can be read, but the contents are written when the SPI command completes so the contents can be read and altered. The user can subsequently write the register to restore the contents following an SPI read.
- (4) All write commands are "UNAVAILABLE" when BUSY\_N=0 is asserted by DSP (R11h), DRF (R12h) or PON(R04h) or POF(R02h) or TSC(R40h) or LPD(R51h) or AMV(R80h). All read commands are always "AVAILABLE".
  - \* AVAILABLE means that Host can send command/parameter to driver.
  - \* UNAVAILABLE means that Host cannot send command/parameter to driver.
- (5) Commands or Parameter not shown in above table are reserved.
- (6) All write and read commands are only valid after normal power on sequence listed in Session 9.1 Power on Sequence Display.

## 8 COMMAND DESCRIPTION

Com	nman	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	00	0	0	0	0	0	0	0	0	PSR	A[7:0] = 07h [POR]
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		B[7:0] = 08h [POR]
												A[7:6] ~ RES[1:0]
												A[5] ~ RESA
												Display Resolution setting (source x gate)
												RESA=1 RESA=0
												00b: 640x480 00b: 640x240(Default)
												01D: 600X450 01D: 600X240
												100. 040x448 100. 040x320
												*Remark: non-select Gate keep at VGL for
												DSP/DRF and AMV
												A[4] ~ Reserved.
												A[3] ~ UD
												Gate Scan Direction:
												0: Scan down. (Default)
												First line to Last line: Gn-1 G0
												1: Scan up.
												*Remark: non-select Gate keep at VGL for
												DSP/DRF and AMV
												A[2] ~ SHL
												Source Shift Direction:
												First data to Last data: Sn-1 S0
												1: Shift right. (Default)
												First data to Last data: S0 Sn-1
												*Remark: inactive source follow LUTC for DSP/DRF
												A[1] ~ SHD N
												Booster and Regulator Switch:
												0: Booster and Regulator OFF
												1: Booster and Regulator ON (Default)
												*Remark: SHD_N works at Command (0x04) PON
												only
												A[0] ~ RST N
												Soft Reset:
												0: The controller is reset. Reset all registers to their
												default value.
												11: Normal operation (Default).
												values and SOURCE/VBD/VCOM 0V
												When RST N become low, driver will reset. All
												register will reset to default value. Driver all function
												will disable.

Con	nman	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	1		B7	0	0	0	0	B <sub>2</sub>	B1	B <sub>0</sub>		<ul> <li>B[7] ~ LUT_SEL</li> <li>When DSP/DRF. LUT selection:</li> <li>0: LUT from flash (Default)</li> <li>1: LUT from register</li> <li>B[2] ~ VG_OFF stage control</li> <li>Gate power [VGH/ VGL] Off stage triggered by POF (R02)</li> <li>0: VGH=VDD, VGL=0V (default)</li> <li>1: Floating</li> <li>B[1] ~ Vcom_OFF stage control</li> <li>Vcom power Off stage triggered by POF (R02)</li> <li>0: 0V (default)</li> <li>1: Floating</li> <li>B[0] ~ VS_OFF stage control</li> <li>Source power [VSH/ VSL/ VSH_LV/ VSL_LV/</li> <li>VSL_LV2] Off stage triggered by POF (R02)</li> <li>0: 0V (default)</li> <li>1: Floating</li> </ul>
		04	0	0	•	•	<u> </u>	<u> </u>			DWD	
0	0	01	0	0	0	0	0	0	0	1	PWR	A[3:0] = 08h [POR] B[3:0] = 01h [POR] C[5:0] = 05h [POR] D[5:0] = 05h [POR] E[7:0] = 05h [POR]
0	1		0	0	0	0	A3	A2	A1	Ao		<ul> <li>A[3] ~ VCM_HZ</li> <li>VCOM Hi-Z function:</li> <li>0: VCOM normal output.</li> <li>1: VCOM floating. (default)</li> <li>A[2] ~ VS_EN</li> <li>Source power selection:</li> <li>0: External source power from VSH and VSL pin. (default)</li> <li>1: Internal DCDC function for generate source power.</li> <li>A[1] ~ VSC_EN</li> <li>Source LV power selection:</li> <li>0: External source LV power from VSH_LV and VSL_LV and VSL_LV2 pin. (default)</li> <li>1: Internal DCDC function for generate source LV power.</li> <li>A[0] ~ VG_EN</li> <li>Gate power selection:</li> <li>0: External gate power from VGH and VGL pin. (default)</li> <li>1: Internal DCDC function for generate gate power.</li> </ul>

Com	nman	d Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	1	-	0	0	0	0	B <sub>3</sub>	B <sub>2</sub>	B1	Bo		B[3:2] ~ Reserved	
												B[1:0] ~ VG_LVL[1:0]	
												Internal VGH / VGL Voltage Level Se	election:
												VG_LVL[1:0] Gate Voltage Leve	
												00 VGH=20V	
												01 VGH=19V (Default	)
												10 VGH=18V	
												11 VGH=17V	
0	1		C <sub>7</sub>	Ce	C <sub>5</sub>	C <sub>4</sub>	$C_3$	$C_2$	C <sub>1</sub>	Co		C[5:0] ~ VSHC_1 VI [5:0]	
Ŭ			•	00	00	04	00	02	01	00		Internal VSH_LV Voltage Level Sele	ction for Red
												VSHC I VI [5:0] VSH I V Voltage	elevel
												00h 3.0V	
												01h 3.2V	
												$\begin{array}{c c} 0.11 \\ 0.2V \\ 0.2h \\ 3.4V \\ \end{array}$	
												03h 3.4V	
												04h 2.9V	
												0411 $3.6V$	
												3DI1 14.0V	
												Other Deserved	
												Other Reserved	
0	1		D7	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D2	D1	$D_0$		D[5:0] ~ VSLC_LVL[5:0]	
												Internal VSL_LV Voltage Level Sele	ction for Red
												LUT:	
												VSLC_LVL[5:0] VSL_LV Voltag	e
												Level	
												00h -3.0V	
												01h -3.2V	
												02h -3.4V	
												03h -3.6V	
												04h -3.8V	
												05h -4.0V(default)	
												: :	
												3Bh -14.8V	
												3Ch -15.0V	
											-	Other Reserved	
0	1		E7	$E_6$	E <sub>5</sub>	E4	E3	E2	Εı	E <sub>0</sub>		E[7] ~ LVL2_EN	
												Internal VSL_LV2 regulator control:	
												0: Disable (Default)	
												1: Enable	
												$E[5:0] \sim VSLC_LVL2[5:0]$	
												Internal VSL_LV2 Voltage Level Sel	ection for Red
													ye
												01h -3.0V	
												02h -3.2V	
												02h -3.4V	
												04h -3.0V	
												2Ph 44.0V/	
												20h -14.8V	
												Other Decement	
												Other Reserved	

Com	nman	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	02	0	0	0	0	0	0	1	0	POF	After power off command, driver will power off based on the Power OFF Sequence, BUSY_N signal will become "0". The Power OFF command will turn off DCDC, source driver, gate driver, VCOM, temperature sensor, but register and SRAM data will keep until VDD off. SD output will base on previous condition. It may have two conditions: 0V or floating. *Remark: POF works at PON only
		00	0	_		0				4	DEO	
0	0	03	0	0	0	0	0	0	1	1	PFS	A[/:0] = 00h [POR] B[7:0] = 21h [POR]
0	1		0	0	A <sub>5</sub>	A4	0	0	0	0		A[5:4] ~ T_VDS_OFF[1:0]Power OFF Sequence of VSH /VSL and VGH/VGL:T_VDS_OFF[1:0]Off Sequence setting1001frame (Default)012 frames103 frames114 frames
0	1		0	0	B5	B4	B3	B2	B1	Bo		$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Com	nman	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	04	0	0	0	0	0	1	0	0	PON	After the Power ON command, driver will power on based on the Power ON Sequence. After power on command and all power sequence are ready, then BUSY_N signal will become "1". * Remark: PON Include 1) Load TS, 2) Load LUT (GATE/SOURCE VOLTAGE), VDCS, PLL 3) Analog On With default BTST, timing is <50ms
0	0	06	0	0	0	0	0	1	1	0	BTST	A[7:0] = 17h [POR] B[7:0] = 17h [POR] C[5:0] = 17h [POR]
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[7:6] ~ BTPHA[7:6],
0	1		B <sub>7</sub>	Be	B <sub>5</sub>	B₄	B <sub>3</sub>	B <sub>2</sub>	B₁	Bo		В[7:6] ~ ВТРНВ[7:6]
0	1		0	0	C <sub>5</sub>		$C_{2}$	$C_2$	C <sub>1</sub>			Soft Start Phase Period (ms)
Ŭ	•		0	U	05	04	03	02		00		00 10
												01 20
												10 30
												11 40
												A[5:3] ~ BTPHA[5:3], B[5:3] ~ BTPHB[5:3], C[5:3] ~ BTPHC[5:3] Driving Strength 000b (reserved) 010b (reserved) 010b 1 011b 2 100b 3 101b 4 110b 5 111b 6(strongest) A[2:0] ~ BTPHA[2:0], B[2:0] ~ BTPHB[2:0], C[2:0] ~ BTPHC[2:0]
												Minimum OFF Time (us)           000b         0.26 us           001b         0.31           010b         0.36           011b         0.52           100b         0.77           101b         1.61           110b         3.43           111b         6.77
	1			<u> </u>	L	<u> </u>	I					

Com	nman	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	07	0	0	0	0	0	1	1	1	DSLP	This command makes the chip enter the deep-sleep
0	1		1	0	1	0	0	1	0	1		mode. The deep sleep mode could return to stand-
Ũ			•	Ŭ		Ŭ	Ŭ	•	Ŭ			by mode by hardware reset assertion.
												The only one parameter is a check code, the
												command would be executed if check code is A5h.
		40	0	0							DTM	
0	0	10	0	0	0	1	0	0	0	0	DTM1	I his command indicates that user starts to transmit
0	1		0	KPi	xel1[	2:0]	0	KPi	xel2[	2:0]	-	transmission user must send a Data Ston command
:					:				:			(R11H). Then the chip will start to send data/VCOM
												for panel.
												KPixel[2:0] Source Driver Output
												000b Black
												001b Gray1
												010b Gray2
												U11b White
1												
												101b Red1
												1100 Red2
0	1		0	KPi	xel[2]	M-11	0	KP	ixel[2	2M1		IIID Reus
_					[2:0]		_		[2:0]			
											1	
0	0	11	0	0	0	1	0	0	0	1	DSP	To stop data transmission, this command must be
1	1		A <sub>7</sub>	0	0	0	0	0	0	0	-	issued to check the data flag.
	-			-		-	-	-	-	-		Data_flag: Data flag of receiving user data.
												0: Driver didn't receive all the data.
												1: Driver has already received all the one-frame data
												After "Data Stop" (11h) commands BUSY N signal
												will become "0" until display update is finished.
												A[7] ~ Data_flag
0	0	12	0	0	0	1	0	0	1	0	DRF	After this command is issued, driver will refresh
												display (data/VCOM) according to SRAM data and
												LUT.
												After Display Refresh command, BUSY_N signal will
												become o until display update is linished.
0	0	11	0	0	0	1	0	1	0	0		
0	4	14	0	0	0		0		0	^		
0	1		0	U	U	U	U	0	U	A <sub>0</sub>		A[U]: WINVI_EN
												$0 \rightarrow \text{pormal mode [Default]}$
												1 -> window mode
												* Remark:
												RAM data sent by DTM1 according to
												RAM_mode(CCSET_A[7]).
1												The gate output are kept scanning for the window
1												area defined by VV VKES.
												will follow LLT [R21~R28]
1												For the source output outside the window area they
1												will follow LUTC [R20].
	-				-	-	-		-		•	
1												

Com	man	ld Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	1
0	0	15	0	0	0	1	0	1	0	1	WHRES	A[9:0] = 000 B[9:0] = 27F	0h [POR] Fh [POR]
0	1		0	0	0	0	0	0	A <sub>9</sub>	A <sub>8</sub>		HRESStart	[9:0]/ HRESEnd [9:0]:
0	1		A7	A <sub>6</sub>	A5	A4	A <sub>3</sub>	A <sub>2</sub>	<b>A</b> 1	A <sub>0</sub>		Set Horizon	tal resolution start/end line of the update
0	1		0	0	0	0	0	0	B <sub>9</sub>	B <sub>8</sub>		WINDOW, HR 27Fh work	as 27Fh
0	1		B7	B <sub>6</sub>	B <sub>5</sub>	B4	B <sub>3</sub>	B <sub>2</sub>	B1	B <sub>0</sub>		HRESStart/	should be the multiple of 8. HRESEnd [2:0] will be masked as 0.
												WHRES car	nnot set outside of the RES/TRES
												Remark: Wi	HRES will take effect after all 4 data byte
												After WHRE	S is ready, then BUSY N signal will
												become "1"	
		r				1	1	1	1	1			
0	0	16	0	0	0	1	0	1	1	0	WVRES	A[8:0] = 000 B[8:0] = 1DF	9h [POR] Fh [POR]
0	1		0	0	0	0	0	0	0	A <sub>8</sub>		A[8:0] ~ VR	ESStart [8:0]
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		B[8:0] ~ VR	ESENG [8:0]
0	1		0	0	0	0	0	0	0	B <sub>8</sub>		VRESStart	[8:0]/ VRESEnd [8:0] :
0	1		B7	B <sub>6</sub>	B <sub>5</sub>	B4	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		Set Vertical	resolution start/end line of the update
												If > 1DFh. w	rork as 1DFh
												WVRES car	nnot set outside of RES/TRES.
												Domorky \\/\	/DES will take offect offer all 4 date byte
												received.	VRES will take effect after all 4 data byte
				l									
0	0	20	0	0	1	0	0	0	0	0	LUTC	This comman	nd builds up VCOM Look-Up Table (LUT).
												bytes. Total p	barameter is 220 byte.
												All Parameter	r = 00h [POR]
												Remark The least 1 Frame	e number of Frame of LUIC need to have at
0	1					RP	[7:0]					Each group is	s made up 8 phases.
0	1		1 <sup>st</sup>	LVL	2 <sup>nd</sup>	LVL	3 <sup>rd</sup>	LVL	4 <sup>th</sup>	LVL		1 <sup>st</sup> parameter	: eat number
			[1	:0]	[1	:0]	[1	:0]	[1	:0]		$2^{nd}$ and $3^{rd}$ pa	arameter:
0	1		5 <sup>th</sup>		6 <sup>th</sup>		7 <sup>th</sup>		8 <sup>th</sup>			1 <sup>st</sup> LVL[1:0]	.8 <sup>th</sup> LVL[1:0] ~ Level selection of each phase.
	4		[1	:0]	[1	:0] 4 et TI	[] ]	:0] 1	[1	:0]		1 <sup>st</sup> TP[7:0]8	<sup>arameter</sup> . 3 <sup>th</sup> TP[7:0] ~ No of Frame of each phase.
0	1						0:7] <sup>ב</sup>	]			1 <sup>st</sup> Group:		
0	1							' <u>]</u> 1			1 <sup>st</sup> to 11 <sup>th</sup>	RP[7:0]	00h ~ No Repeat, End of LUT.
0	1					זי מימ ⊿th דו	0.7] <sup>C</sup>	] 1			Parameter	[]	01h ~ Sum of (1 <sup>st</sup> TP to 8 <sup>th</sup> TP) x 1
0	1					4 <sup>™</sup> T	-[7.0 ⊃[7.0	] 1					$02h \sim \text{Sum of } (1^{\text{st}} \text{ IP to } 8^{\text{ut}} \text{ IP}) \ge 2$
0	1					S <sup>™</sup> Tr 6th Tr	-[7.0 ⊃[7·∩	] 1					FFh ~ Sum of (1 <sup>st</sup> TP to 8 <sup>th</sup> TP) x 255
0	1					7th TI	ויד]⊂ סודי∩	] ]				1.1/1.[1:0]	
0	1		-				0.7]C	<u>]</u> ]					01: VSH + VCOM_DC [VCOMH]
0	1			1	2 <sup>th</sup> to	יין 22 <sup>th</sup>	Par	amet	er		2 <sup>nd</sup> Group		10: VSL + VCOM_DC [VCOML]
0	1			2	$3^{th}$ to	0.33 <sup>th</sup>	Para	amet	er		3 <sup>rd</sup> Group		
					<i></i>			200				TP[7:0]	00h ~ Phase Skip 01h _ 1 Frama
0	1			19	9 <sup>th</sup> to	209	<sup>th</sup> Pa	rame	ter		19 <sup>th</sup> Group		02h ~ 2 Frames
0	1			21	0 <sup>th</sup> to	220	th Pa	rame	ter		20 <sup>th</sup> Group		
-				-		-		-					FFN ~ 255 Frame
	1	I	I								I	Jr	

Com	man	d Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descriptio	n
0	0	21	0	0	1	0	0	0	0	1	LUTB	This comma This LUT ind bytes. Total All Paramete	nd builds LUTB for black. cludes 20 kinds of group, each group is of 13 parameter is 260 byte. er = 00h [POR]
0	1					RP	[7:0]					Each group	is made up 8 phases.
0	1		0	1 <sup>st</sup>	LVL[	2:0]	0	2 <sup>nd</sup>	LVL	[2:0]		1 <sup>st</sup> paramete RP[7:0] ~ re	er: Deat number
0	1		0	3 <sup>rd</sup>	LVL[	2:0]	0	4 <sup>th</sup>	LVL[	2:0]		2 <sup>nd</sup> and 5 <sup>th</sup>	parameter:
0	1		0	$5^{\text{th}}$	LVL[	2:0]	0	6 <sup>th</sup>	LVL[	2:0]		1 <sup>st</sup> LVL[2:0]. 6 <sup>th</sup> and 13 <sup>th</sup>	8 <sup>th</sup> LVL[2:0] ~ Level selection of each phase.
0	1		0	7 <sup>th</sup>	LVL[	2:0]	0	8 <sup>th</sup>	LVL[	2:0]		1 <sup>st</sup> TP[7:0]	.8 <sup>th</sup> TP[7:0] ~ No of Frame of each phase.
0	1					1 <sup>st</sup> TI	P[7:0	]			1 <sup>st</sup> Group <sup>.</sup>	Itom	Description
0	1					2 <sup>nd</sup> T	P[7:0	]			1 <sup>st</sup> to 13 <sup>th</sup>	RP[7:0]	00h ~ No Repeat, End of LUT.
0	1					3 <sup>rd</sup> TI	P[7:0	]			Parameter		01h ~ Sum of (1 <sup>st</sup> TP to 8 <sup>th</sup> TP) x 1 02h Sum of (1 <sup>st</sup> TP to 8 <sup>th</sup> TP) x 2
0	1					4 <sup>th</sup> TI	P[7:0	]			-		
0	1					5 <sup>th</sup> TI	P[7:0	]			-		FFh ~ Sum of (1 <sup>st</sup> TP to 8 <sup>th</sup> TP) x 255
0	1						P[7:0	]			-	LVL[1:0]	000: VSS
0	1					7 <sup>th</sup> 11	P[7:0	]			-		001: VSH
0	1			4	Ath A			]			and Crown	-	010: VSL 011: VSH_LV
0	1			1	4" [(	0 20"	Para	amet	er				100: VSL_LV
0	1			2	/ ··· 10	0.38.	Para	amet	er		3 <sup>rd</sup> Group		101: VSL_LV2 110: Reserve
						•	••						111: HIZ(For last phase to control end
													level)
											1 off 0	TP[7:0]	00h ~ Phase Skip
0	1			23	oth to	247	th Day	rame	ter		19 <sup>th</sup> Group	-	01n ~ 1 Frame 02h ~ 2 Frames
0	1			24	·8" to	260	" Pa	rame	ter		20 <sup>an</sup> Group		
													FFn ~ 255 Frame
												<u> </u>	·
0	0	22	0	0	1	0	0	0	1	0	LUTW	This comma This LUT ind bytes. Total Please refer details	and builds LUT for White. cludes 20 kinds of group, each group is of 13 parameter is 260 byte. • to register 0x21 (LUTB) for similar definition
0	0	22	0	0	4	0	0	0	4	4		This commo	and builde LLIT for Gray 1
0	0	23	0	0	1	0	0	0		'	LUIGI	This LUT ind	cludes 20 kinds of group, each group is of 13
												bytes. Total Please refer	parameter is 260 byte.
												details	
	0	04	0	0	4							This serves a	
0	0	24	0	0	1	0	0	1	0	0	LUIG2	This comma	Ind builds LUT for Gray 2. cludes 20 kinds of group, each group is of 13
												bytes. Total	parameter is 260 byte.
												Please refer	to register 0x21 (LUTB) for similar definition
0	0	25	0	0	1	0	0	1	0	1	LUTR0	This comma	Ind builds LUT for Red 0.
												bytes. Total	parameter is 260 byte.
												Please refer	to register 0x21 (LUTB) for similar definition
												uetalls	
0	0	26	0	0	1	0	0	1	1	0	LUTR1	This comma	nd builds LUT for Red 1.
												This LUT ind bytes. Total	cludes 20 kinds of group, each group is of 13 parameter is 260 byte.
												Please refer	to register 0x21 (LUTB) for similar definition
												details	

Com	man	d Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descriptio	n
0	0	27	0	0	1	0	0	1	1	1	LUTR2	This comma This LUT inc bytes. Total Please refer details	nd builds LUT for Red 2. cludes 20 kinds of group, each group is of 13 parameter is 260 byte. to register 0x21 (LUTB) for similar definition
0	0	28	0	0	1	0	1	0	0	0	LUTR3	This comma This LUT inc bytes. Total Please refer details	nd builds LUT for Red 3. cludes 20 kinds of group, each group is of 13 parameter is 260 byte. to register 0x21 (LUTB) for similar definition
0	0	29	0	0	1	0	1	0	0	1	LUTXON	This comma This LUT inc bytes. Total All Paramete	nd builds LUT for XON. cludes 20 kinds of group, each group is of 10 parameter is 200 byte. er = 00h [POR]
0	1					RP	[7:0]					Each group	is made up 8 phases.
0 0 0	1 1 1		1 <sup>st</sup> XON	2 <sup>nd</sup> XON	3 <sup>rd</sup> XON	4 <sup>th</sup> XON 1 <sup>st</sup> TF 2 <sup>nd</sup> T	5 <sup>th</sup> XON P[7:0] P[7:0	6 <sup>th</sup> XON ]	7 <sup>th</sup> XON	8 <sup>th</sup> XON		1 <sup>st</sup> paramete RP[7:0] ~ re 2 <sup>nd</sup> and 3 <sup>rd</sup> p 1 <sup>st</sup> XON…8 <sup>th</sup>	er: peat number. arameter: <sup>1</sup> XON ~ XON selection of each phase.
0	1					3 <sup>rd</sup> TI	P[7:0	]				4 <sup>th</sup> and 11 <sup>th</sup>	parameter:
0	1					4 <sup>th</sup> TI	P[7:0]	]			1 <sup>st</sup> Group:	1 <sup></sup> 1 <sup></sup> [1.0]	$10^{-1} \text{ F}[1.0] \sim 100 \text{ or Frame of each phase.}$
0	1					5 <sup>th</sup> TI	P[7:0]	]			1 <sup>st</sup> to 10 <sup>th</sup>	Item	
0	1					6 <sup>th</sup> TI	P[7:0]	]			Parameter	RP[7:0]	00h ~ No Repeat, End of LUT. 01h ~ Sum of (1 <sup>st</sup> TP to 8 <sup>th</sup> TP) x 1
0	1					7 <sup>th</sup> T	P[7:0]	]					$02h \sim \text{Sum of } (1^{\text{st}} \text{ TP to } 8^{\text{th}} \text{ TP}) \times 2$
0	1					8 <sup>th</sup> TI	P[7:0]	]					 FFb ~ Sum of (1 <sup>st</sup> TP to 8 <sup>th</sup> TP) x 255
0	1			1	1 <sup>th</sup> to	o 20 <sup>th</sup>	Para	amete	er		2 <sup>nd</sup> Group		
0	1			2	1 <sup>th</sup> to	o 30 <sup>th</sup>	Para	amete	er		3 <sup>rd</sup> Group	XON	0: All gate on
													1. Normal gate scall function
													Detail refer to Figure 6-3 : Example of Gate
												TP[7:0]	00h ~ Phase Skip
0	1			18	1 <sup>th</sup> to	o 190	<sup>th</sup> Pai	rame	ter		19 <sup>th</sup> Group		01h ~ 1 Frame
0	1			19	1 <sup>th</sup> to	200	th Pai	rame	ter		20 <sup>th</sup> Group	-	02h ~ 2 Frames
				-									FFh ~ 255 Frame
0	0	30	0	0	1	1	0	0	0	0	PLL	The comma A[5:0] = 3C	and controls the clock frequency. h [POR]
0	1		0	0	A5	A4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		It supports	the following frame rates.
												A[5:0] 00h 01h  0Eh 0Eh	Frame Rate Selection 12.5Hz 25 Hz  187.5Hz 200Hz
												39h	200Hz
												3Ah	100Hz
												3Ch	50Hz
												Utner	

Com	man	d Ta	ble	1	1	1	1	1	1	1	I	1			
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	1		
0	0	40	0	1	0	0	0	0	0	0	TSC	This comma	nd enables int	ernal or ext	ernal
1	1		A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A5	A4		temperature	sensor.		
1	1		A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	0	0	0	0	-	BUSY_N WI	I DE GOES IOW (	during temp	erature sensor
												be read.		ie temperat	die value can
												When TSE (	R41h) is set to	0, this com	nmand reads
												internal temp	perature senso	or value.	
												A[11:4] ~ TS	[7:0]		
												TS [7:0]	Return Value	•	
												E7h	-25degC		
												E8h	-24degC		
												FFN	-1degC		
												000	UdegC		
												 19h	 24dogC		
												1011	24degC		
												190	ZodegC		
												3Bh	59degC		
												3Ch	60degC		
												When TSE ( external tem A[11:0] ~ Re External Ter Interface	R41h) is set to perature sens eturn the value nperature Sen	o 1, this com or value. according t sor I2C Sin	nmand reads to Session 6.8 gle Master
0	0	11	0	1	0	0	0	0	0	1	тег	This commo	nd colocto Inte	rnol or Evt	arnal
0	0	41	0	1	0	0	0	0	0		13E	temperature	sensor		
												A[7:0] = 00h	[POR]		
0	1		A <sub>7</sub>	0	0	0	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[7] ~ TSE			
												Internal tem	perature sense	or switch:	
												0: Select inte	ernal temperat	ure sensor	(default)
												1: Select ext	ernal tempera	ture sensor	•
												A[3:0] ~ TO	3.01		
												Temperature	e offset:		
												TO[3:0]	Calculation	TO[3:0]	Calculation
												0000	+0	1000	-8
												0001	+1	1001	-/
												0010	+2	1010	-0
												0100	+4	1100	-4
												0101	+5	1101	-3
												0110	+6	1110	-2
												0111	+7	1111	-1
		•				•			•						

Corr	man	d Ta	hle									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	42	0	1	0	0	0	0	1	0	TSW	This command could write data to the external temperature sensor. A[7:0] = 00h [POR] B[7:0] = 00h [POR] C[7:0] = 00h [POR]
0	1		Δ-	Δ.	Δ -	Δ.	Δ.	Δ.	Δ.	Δ.		
0	1		R <sub>7</sub>	R <sub>6</sub>	R <sub>5</sub>	R₄	R₂	R <sub>2</sub>	R₁	R <sub>0</sub>	-	WATTR [7:6]: I2C Write Byte Number
0	1		C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>		00: 1 byte (head byte only) 01: 2 bytes (head byte + pointer) 10: 3 bytes (head byte + pointer + 1st parameter) 11: 4 bytes (head byte + pointer + 1st parameter + 2nd parameter)
												WATTR [5:3]: User-defined address bits (A2, A1, A0)
												WATTR [2:0]: Pointer setting
												B[7:0] ~ WMSB[7:0]: 1st parameter of write-data to external temperature sensor
												C[7:0] ~ WLSB[7:0]: 2nd parameter of write-data to external temperature sensor
									1	1		
0	0	43	0	1	0	0	0	0	1	1	TSR	This command read data from the external temperature sensor
1	1		A7	A <sub>6</sub>	A5	A4	A <sub>3</sub>	A <sub>2</sub>	A1	A <sub>0</sub>		A[7:0] = RMSB[7:0] : MSByte of read-data from
1	1		B7	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B1	Bo		external temperature sensor B[7:0] = RLSB[7:0] : LSByte of read-data from external temperature sensor

Com	man	d Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	50	0	1	0	1	0	0	0	0	CDI	This command indicates the interval of Vcom data output. When setting the vertical back po the total blanking will be kept (20 Hsync). A[7:0] = 17h [POR] B[7:0] = 00h [POR]	and orch,
0	1		A <sub>7</sub>	A <sub>6</sub>	A5	1	A3	A <sub>2</sub>	A1	Ao		A[7:5]~VBD [2:0]         Border Output Selection:         VBD[2:0]       LUT         000       Black         (Default)         001       Gray1         010       Gray2         011       White         100       Red0         101       Red1         110       Red2         111       HIZ	
												CDI         Vcom and Data         CDI         Vcom and Data         CDI         Interval         [3:0]         Interval         Interval <thinterval< th=""> <thinterval< th=""> <thinterv< td=""><td>Data</td></thinterv<></thinterval<></thinterval<>	Data
0	1		B <sub>7</sub>	B <sub>6</sub>	B₅	B4	0	0	0	0		B[7] ~ VBD[7]Select GS Transition/ Fix Level for VBD0-> Select GS Transition for VBD[2:0] during(Default)1-> Select FIX level Setting VBD[6:4] for VBDVBD[6:4]Fix Level Setting for VBD000VSS001VSH010VSL011VSH_LV100VSL_LV101VSL_LV2110VCOM111HIZ	display D
0	0	51	0	1	0	1	0	0	0	1	LPD	This command indicates the input power con	dition.
1	1		0	0	0	0	0	0	0	Ao		BUSY_N will be goes low during input power condition is under operation. Then the LPD s can be read. A[0] ~ LPD status Internal temperature sensor switch: 0: Low power input (VDD<2.5V) 1: Normal status (default)	tatus

Com	nman	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	60	0	1	1	0	0	0	0	0	TCON	This command defines non-overlap period of Gate and Source. A[7:0] = 22h [POR]
0	1		A7	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[7:4] ~ S2G[3:0] Source to Gate Non-overlap period
												A[3:0] ~ G2S[3:0] Gate to Source Non-overlap period
												D[3:0] Period D[3:0] Period
												0000 4 unit 1000 36 unit
												0001 8 unit 1001 40 unit
												0010 (Default) 1010 44 unit
												0011 16 unit 1011 48 unit
												0100 20 Unit 1100 52 Unit
												0101 24 unit 1101 56 unit
												0111 32 unit 1111 64 unit
												Each time unit = 500ns.
0	0	61	0	1	1	0	0	0	0	1	TRES	This command defines alternative resolution Refer to RESA [POR]
0	1		0	0	0	0	0	0	A <sub>9</sub>	A <sub>8</sub>		A[9:0] ~ HRES[9:0]
0	1		A7	A <sub>6</sub>	A5	A4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		Horizontal Display Resolution
0	1		0	0	0	0	0	0	0	B <sub>8</sub>		
0	1		B7	B <sub>6</sub>	B <sub>5</sub>	<b>B</b> 4	B <sub>3</sub>	B <sub>2</sub>	B1	B <sub>0</sub>		Vertical Display Resolution
												<ul> <li>Remark:</li> <li>1) TRES needs all 4 data byte to take effect.</li> <li>2) The Data byte will be updated after RES command (register 0x00)</li> <li>3) VRES[8:0] &gt;= 240</li> </ul>
0		05	0	4	4	0	0	4		4		This command defines how MOUL heat divestly
0	0	65	0	1	1	0	0	1	0	1	DAM	access external flash/EEPROM mode.
0	1		0	0	0	0	0	0	0	A <sub>0</sub>		A[0] ~ DAM[POR=0] 0: Disable (Default) 1: Enable. By pass MFSCL*, MFSDI*, FMSDO*, and MFCSB* to external flash.

Com	nman	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	71	0	1	1	1	0	0	0	1	FLG	This command reads the IC status. A[7:0] = 13h [POR]
1	1		0	0	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	Ao		A[5] ~ I2C_ERR: I2C master error status A[4] ~ I2C_BUSYN: I2C master busy status (low active) A[3] ~ Data_flag: Driver has already received all the one frame data
												A[2] ~ PON: Power ON status A[1] ~ POF: Power OFF status A[0] ~ BUSY_N: Driver busy status (low active)
0	0	80	1	0	0	0	0	0	0	0	AMV	This command implements related VCOM sensing setting. A[7:0] = 40h [POR]
0	1		A7	A6	A5	A4	A3	A2	0	Ao		<ul> <li>A[7:4] ~ AMVT[3:0]</li> <li>Auto Measure Vcom Time: min 5frame (100ms), with extra gate scanning time from 0second to 15second</li> <li>A[3] ~ AMVX</li> <li>Gate scan setting for AMV:</li> <li>O: After Measure VCOM, Gate scan will be disable (default)</li> <li>1: After Measure VCOM, Gate scan keep enable.</li> <li>Remark: when this bit is set 1. It needs user to set back to 0 for the last AMV command issued.</li> <li>A[2] ~ AMVS</li> <li>Source output of AMV:</li> <li>O: Set Source output to 0V during Auto Measure VCOM period. (default)</li> <li>1: Set Source output to VSH_LV during Auto Measure VCOM period.</li> <li>A[0] ~ AMVE</li> <li>Auto Measure Vcom Enable (/Disable) :</li> <li>O: Disabled (Default)</li> <li>1: Enabled</li> <li>Remark: <ol> <li>AMV works at PON only</li> <li>BUSY_N become low after AMC command, Vcom value will be updated to both VV and VDCS.</li> </ol> </li> </ul>

Com	iman	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	81	1	0	0	0	0	0	0	1	VV	This command gets the Vcom value after AMV.
1	1		A <sub>7</sub>	A <sub>6</sub>	A5	A <sub>4</sub>	A3	A <sub>2</sub>	A1	Ao		A[6:0] ~ VV[6:0]:         Vcom read Value         VV[6:0]       Vcom read value         00h       Reserved         01h       Reserved         02h       -0.10V         03h       -0.15V         04h       -0.20V             50h       -4.00V         others       -4.00V
0	0	82	1	0	0	0	0	0	1	0	VDCS	This command sets VCOM_DC value. A[7:0] = 02h [POR]
0	1		A7	A <sub>6</sub>	A <sub>5</sub>	A4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	Ao		A[6:0] ~ VDCS[6:0]:         VCOM_DC Setting         VDCS [6:0]         00h         Reserved         01h         Reserved         02h         -0.10V (Default)         03h         -0.15V         04h         -0.20V            50h         -4.00V         others
					1							
0	0	E0	1	1	1	0	0	0	0	0	CCSET	A[7:0] = 00h [POR]
0	1		A7	A <sub>6</sub>	A <sub>5</sub>	A4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[7] = RAM_Mode 0 - FullRAM, DTM1 control follow RES/TRES 1 - PartialRAM, DTM1 control follow command of 0xA1, 0xD4, 0xD5, 0xDE and 0xDF A[0] = Cascade_EN 0 - Normal Mode 1 - Cascade Mode
0	0	E3	1	1	1	0	0	0	1	1	PWS	This command is sets for saving power VCOM/Source power saving during display refresh period. A[7:0] = 00h [POR]
0	1		A7	A <sub>6</sub>	A5	A <sub>4</sub>	A3	A <sub>2</sub>	A1	Ao		If the output voltage of VCOM/Source is from negative to positive or from positive to negative, the power saving mechanism will be activated. The active period width is defined by the following two parameters. A[7:4]~ VCOM_W[3:0]: VCOM_power saving width. (unit : line period) A[3:0] ~ SD_W[3:0]: Source power saving width. (unit : 500ns)

## 9 Power on/off Sequence

## 9.1 Power on Sequence Display



Power ON sequence:

- 1. Power ON VDD
- 2. After VDD become stable, wait at least 10ms , keep RST\_N pin LOW (logic low) for at least 100us and then HIGH (logic high).
- 3. After set RST\_N pin High (logic high), wait for BUSY\_N pin output High (logic high). Then send command for initial setting by SPI interface.

#### 9.2 Power off Sequence Display



Remark: VCOM, Source Power [VSH/VSH\_LV/VSL/VSL\_LV], Gate Power [VGH/VGL] off position can be selected by PFS (register 0x03 B byte).

## 10 Operation Flow and Code Sequence

#### 10.1 General operation flow to drive display panel



Figure 10-1: Operation flow to drive display panel

## 11 Absolute Maximum Rating

Symbol	Parameter	Rating	Unit
Vdd	Logic supply voltage	-0.5 to +4.0	V
Vin	Logic Input voltage	-0.5 to V <sub>DDIO</sub> +0.5	V
Vout	Logic Output voltage	-0.5 to V <sub>DDIO</sub> +0.5	V
Topr	Operation temperature range	-30 to +85	°C
Tstg	Storage temperature range	-65 to +150	°C

#### Table 11-1 : Maximum Ratings

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that VDD be constrained to the range GND < VDD. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either GND or  $V_{DDIO}$ ). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

#### **12 Electrical Characteristics**

The following specifications apply for: GND=0V, VDD=3.0V, VDDD=1.8V, T<sub>OPR</sub>=25°C.

Symbol	Parameter	Applicable pin	Test Condition	Min.	Тур.	Max.	Unit
Vdd	VDD supply operation voltage	VDD		2.3	3.0	3.6	V
Vddd	VDDD logic operation voltage	VDDD		1.7	1.8	1.9	V
Vсом_dс	VCOM_DC output voltage	VCOM		-4.0		-0.1	V
dVcoм_dc	VCOM_DC output voltage deviation	VCOM		-200		200	mV
Vсом_ас	VCOM_AC output voltage	VCOM		V <sub>SL</sub> + V <sub>COM_DC</sub>	Vcom_dc	V <sub>SH</sub> + V <sub>COM_DC</sub>	V
V <sub>GATE</sub>	Gate output voltage	G0~G479		-20		+20	V
Vgate(p-p)	Gate output peak to peak voltage	G0~G479				40	V
Vsн	Positive Source output voltage	VSH			+15		V
Vsh_lv	Positive Source output voltage	VSH_LV		+3	+5	+15	V
dV <sub>SH</sub>	VSH/VSH_LV output voltage deviation	VSH/ VSH_LV		-200		200	mV
Vsl	Negative Source output voltage	VSL			-15		V
V <sub>SL_LV</sub>	Negative Source output voltage	VSL_LV		-15	-5	-3	V
Vsl_lv2	Negative Source output voltage	VSL_LV2		-15	-11	-3	V
dV <sub>SL</sub>	VSL/VSL_LV/VSL_LV2 output voltage deviation	VSL/ VSL_LV/VSL_LV2		-200		200	mV
Vih	High level input voltage	SDA, SCL, CSB, D/C, RST_N, BS,		0.8VDDIO			V
Vil	Low level input voltage	S/M#, CL				0.2VDDIO	V
Voн	High level output voltage	SDA, BUSY, CL	IOH = -100uA	0.8VDDIO			V
Vol	Low level output voltage		IOL = 100uA			$0.2V_{\text{DDIO}}$	V

Table 12-1: DC Characteristics

Rev 1.1

Symbol	Parameter	Applicable pin	Test Condition	Min.	Тур.	Max.	Unit
Islp_VDD	Sleep mode current	VDD	- DC/DC off		20	40	uA
			- No clock				
			<ul> <li>No output load</li> </ul>				
			<ul> <li>MCU interface</li> </ul>				
			access				
			- RAM data access				
ldslp_VDD	deep sleep current	VDD	- DC/DC off		1	3	uA
			- No clock				
			- No output load				
			- No MCU interface				
			access				
			- Cannot retain RAM				
			data				
lopr_VDD	Operating Mode current	VDD	VDD=3.3V			2000	uA
V <sub>GH</sub>	Operating Mode	VGH	After PON	19.0	20	21	V
	Output Voltage		Command				
Vsh		VSH	VGH=20V	14.8	15	15.2	V
			VGL=-VGH				-
			VSH=15V	4.0		50	
VSH_LV		VSH_LV	VSH_LV=5V	4.0	Э	5.2	v
			VSL_LV=-5V				
Vsl_lv		VSL_LV	VSL_LV2=-11V	-5.2	-5	-4.8	V
			VSL=-15V				
V <sub>SL_LV2</sub>		VSL_LV2	VCOM = -2V	-11.2	-11	-10.8	V
			No waveform				
Vei	—	VSI	transitions.	-15.2	-15	-14.8	V
VSL		VOL	No loading.	10.2	10	14.0	v
	_		No RAM read/write				+
Vсом		VCOM	No FLASH read	-2.2	-2	-1.8	V
			/write				

## Table 12-2: Regulators Characteristics

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
IVSH	VSH current	VSH = +15V	VSH			6000	uA
IVSH_LV	VSH_LV current	$VSH_LV = +5V$	VSH_LV			6000	uA
IVSL_LV	VSL_LV current	$VSL_LV = -5V$	VSL_LV			6000	uA
IVSL_LV2	VSL_LV2 current	VSL_LV2 = -11V	VSL_LV2			6000	uA
IVSL	VSL current	VSL = -15V	VSL			6000	uA
IVCOM	VCOM current	VCOM = -2V	VCOM			6000	uA

## **13 AC Characteristics**

#### 13.1 Serial Peripheral Interface

The following specifications apply for: VDDIO - GND = 2.3V to 3.6V, TOPR = 25°C, CL=20pF

Table 13-1 : Serial Peripheral Interface Timing Characteristics

Write mode					
Symbol	Parameter	Min		Max	Unit
t <sub>CSS</sub>	CSB select setup time	60			ns
tcsн	CSB select hold time	65			ns
t <sub>scc</sub>	CSB deselect setup time	20			ns
tснw	CSB deselect hold time	40			ns
tscycw	Serial clock cycle (Write)	100			ns
tsнw	SCL "H" pulse width (Write)	35			ns
tslw	SCL "L" pulse width (Write)	35			ns
t <sub>SCYCL</sub>	Serial clock cycle (Read)	300			ns
tshr	SCL "H" pulse width (Read)	60			ns
t <sub>SLR</sub>	SCL "L" pulse width (Read)	60			ns
tsds	Data setup time	30			ns
t <sub>SDH</sub>	Data hold time	30			ns
tacc	Access time			150	ns
t <sub>OH</sub>	Output disable time	15			ns

Note: All timings are based on 20% to 80% of VDDIO-GND







Figure 13-2: 3 pin serial interface characteristics (read mode)







Figure 14-1: Schematic of SPD1656 application circuit for 3-color application

Table 14-1: Component list for SPD1656 application circuit

Part Name	Value / Type	Reference Part
C0, C1	1uF	0603/0805; X5R/X7R; Voltage Rating : 6V or 25V
C5~C8, C11~C12	4.7uF	0603/0805; X5R/X7R; Voltage Rating : 25V
C9	0.47uF	0603/0805; X5R/X7R; Voltage Rating : 25V
C10	10uF	0603/0805; X5R/X7R; Voltage Rating : 6V or 25V
C2,C4	1uF	0603/0805; X5R/X7R; Voltage Rating : 25V
C3	4.7uF	0603/0805; X5R/X7R; Voltage Rating : 25V
L1	10uH	CDRH2D18/LDNP-100NC lo= 1A (Max)
Q1	NMOS	Si1304BDL/NX3008NBK 1) Drain-Source breakdown voltage $\ge 30V$ 2) Vgs(th) = 0.9V (Typ), 1.3V (Max) 3) Rds on $\le 2.1\Omega$ @ Vgs = 2.5V
R1	0.47 Ohm	0805; 1% variation, ≥ 0.2W
D1-D3	Diode	MBR0530 1) Reverse DC voltage ≥ 30V 2) lo ≥1A 3) Forward voltage ≤ 430mV
	-	
R2~R3	0 Ohm	0402, 0603, 0805; 10% variation, ≥ 0.05W
R4	510 Ohm	0402, 0603, 0805; 10% variation, ≥ 0.05W
U1	0.5mm ZIF socket	24pins, 0.5mm pitch

#### Remarks:

- 1) The recommended component value and reference part in Table 14-1 is subject to change depending on panel loading.
- 2) Customer is required to review if the selected component value and part is suitable for their application.

## 15 Package Information







Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

OThe product(s) listed in this datasheet comply with Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard GB/T 26572-2011 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子电器 产品中限用物質的限用要求)". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com