

10.2inch e-Paper (G)

User Manual



Revision History

[illegible]

Contents

1. OVERVIEW	1
2. FEATURES	2
3. MECHANICAL AND OPTICAL SPECIFICATIONS	3
4. MECHANICAL DRAWING OF EPD MODULE	4
5. PIN ASSIGNMENT	5
6. ELECTRICAL CHARACTERISTICS	7
6.1 ABSOLUTE MAXIMUM RATING	7
6.2 PANEL DC CHARACTERISTICS	7
6.3 PANEL AC CHARACTERISTICS	8
6.3.1 MCU Interface Selection	8
6.3.2 MCU Serial Interface (4-wire SPI).....	8
6.3.3 MCU Serial Interface (3-wire SPI)	9
6.3.4 Interface Timing	10
7. COMMAND TABLE	11
8. BLOCK DIAGRAM	18
9. TYPICAL APPLICATION CIRCUIT WITH SPI INTERFACE	19
10. TYPICAL OPERATING SEQUENCE.....	20
10.1 LUT FROM OTP OPERATION FLOW.....	20
10.2 OTP OPERATION REFERENCE PROGRAM CODE.....	21
11. RELIABILITY TEST	22
12. QUALITY ASSURANCE.....	23
12.1 ENVIRONMENT.....	23
12.2 ILLUMINANCE.....	23
12.3 INSPECTION METHOD.....	23
12.4 DISPLAY AREA.....	23
12.5 GHOSTING TEST METHOD.....	23
12.6 INSPECTION STANDARDS.....	24
12.6.1 Electric Inspection Standards.....	24
12.6.2 Appearance Inspection Standards.....	25
13. HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS.....	27
14. PRECAUTIONS.....	28

1. OVERVIEW

The display is a 10.2inch TFT active matrix electrophoretic display, featuring a well designed interface and reference system. It boasts a resolution of 960×640 pixels, offering 1-bit grayscale with full display capabilities in black, white, red and yellow. Each panel is equipped with an integrated circuit that includes a gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC converter, SRAM, look-up table (LUT), VCOM support, and border features.




2. FEATURES

- ✧ 960 × 640 pixels display
- ✧ High contrast
- ✧ High reflectance
- ✧ Ultra wide viewing angle
- ✧ Ultra low power consumption
- ✧ Pure reflective mode
- ✧ Bi-stable display
- ✧ Commercial temperature range
- ✧ Landscape and portrait modes
- ✧ Hard-coat antiglare display surface
- ✧ Ultra low current deep sleep mode
- ✧ On-chip display RAM
- ✧ Waveform can be stored in on-chip OTP or written by MCU
- ✧ Serial peripheral interface available
- ✧ On-chip oscillator
- ✧ On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ✧ I2C signal master interface to read external temperature sensor
- ✧ Built-in temperature sensor

3. MECHANICAL AND OPTICAL SPECIFICATIONS

Parameter	Specifications	Unit	Remark
Screen Size	10.2	Inch	
Display Resolution	960(H)×640(V)	Pixel	DPI:113
Active Area	215.52(H)×143.68(V)	mm	
Pixel Pitch	0.2245×0.2245	mm	
Pixel Configuration	Rectangle		
Outline Dimension	224(H)×157(V)×1.0±0.1(D)	mm	
Weight	62.2±0.5	g	

4. MECHANICAL DRAWING OF EPD MODULE



Notes:

- 4-1:** Display module 10.2" array for EPD;
- 4-2:** Driver IC: SSD2677;
- 4-3:** Resolution: 960source×640gate;
- 4-4:** Pixel size: 0.2245mm×0.2245mm;
- 4-5:** For JX.

5. PIN ASSIGNMENT

NO.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep open
2	GDR	O	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC		Do not connect with other NC pins	Keep open
5	VSH2	C	Positive Source driving voltage (Red)	
6	NC		Do not connect with other NC pins	
7	NC		Do not connect with other NC pins	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	O	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low	Note 5-3
11	D/C#	I	Data / Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins. It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	Keep open
20	VSH1	C	Positive Source driving voltage	
21	VGH	C	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	C	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

I = Input Pin, O = Output Pin, I/O = Bi-directional Pin (Input/Output), P = Power Pin, C = Capacitor Pin

Notes:

5-1: This pin(CS#) is the chip select input pin connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

5-2: This pin(D/C#) is Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will

be interpreted as command.

5-3: This pin(RES#) is reset signal input. The Reset is active low.

5-4: This pin is Busy state output pin. When Busy is Low, the operation of the chip should not be interrupted, the command should not be sent. The chip would put Busy pin Low when

- Outputting display waveform
- Communicating with digital temperature sensor

5-5: Bus interface selection pin.

BS1 State	MCU Interface
L	4-line serial peripheral interface(SPI) - 8 bits SPI
H	3-line serial peripheral interface(SPI) - 9 bits SPI

6. ELECTRICAL CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Rating	Unit
Logic supply voltage	V_{CI}	-0.5 to +4.0	V
Logic Input voltage	V_{IN}	-0.5 to $V_{CI} + 0.5$	V
Logic Output voltage	V_{OUT}	-0.5 to $V_{CI} + 0.5$	V
Operating Temp range	T_{OPR}	0 to +40	°C
Storage Temp range	T_{STG}	-25 to +70	°C
Optimal Storage Temp	T_{STGO}	23±2	°C
Optimal Storage Humidity	H_{STGO}	55±10	%RH

Note:

6-1-1: Maximum ratings are those values beyond which damages to the device may occur. Functional operations should be restricted to the limits in the Panel DC Characteristics table.

6-1-2: The storage time is within 10 days for -25°C ~ 70°C.

The display screen should be kept white and face up.

6.2 PANEL DC CHARACTERISTICS


The following specifications apply for: $V_{SS}=0V$, $V_{CI}=3.0V$, $T_{OPR}=23^{\circ}C$.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Single ground	V_{SS}	-	-	-	0	-	V
Logic supply voltage	V_{CI}	-	V_{CI}	2.3	3.0	3.6	V
Core logic voltage	V_{DD}	-	V_{DD}	2.3	3.0	3.6	V
High level input voltage	V_{IH}	-	-	0.8 V_{CI}	-	-	V
Low level input voltage	V_{IL}	-	-	-	-	0.2 V_{CI}	V
High level output voltage	V_{OH}	$I_{OH} = -100Ma$	-	0.8 V_{CI}	-	-	V
Low level output voltage	V_{OL}	$I_{OL} = 100Ma$	-	-	-	0.2 V_{CI}	V
Typical power	P_{TYP}	$V_{CI}=3.0V$	-	-	66	-	mW
Deep sleep mode	P_{STPY}	$V_{CI}=3.0V$	-	-	0.0012	-	mW
Typical operating current	$I_{opr_V_{CI}}$	$V_{CI}=3.0V$	-	-	22	-	mA
Image update time	-	23°C	-	-	20	-	sec

Deep sleep mode current	$I_{dslp_V_{CI}}$	DC/DC OFF No clock No input load Ram data not retain	-	-	0.4	-	μA
-------------------------	--------------------	---	---	---	-----	---	---------

Notes:

6-2-1: The typical power is measured with following transition from horizontal 4 scale pattern to vertical 4 scale pattern.



6-2-2: The deep sleep power is the consumed power when the panel controller is in deep sleep mode.

6-2-3: The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Waveshare.

6-2-4: Electrical measurement: Tektronix oscilloscope - MDO3024,
Tektronix current probe - TCP0030A.

6.3 PANEL AC CHARACTERISTICS

6.3.1 MCU Interface Selection

The pin assignment at different interface modes is summarized in Table 6-3-1. Different MCU modes can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Command Interface		Control Signal		
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

Table 6-3-1: MCU interface assignment under different bus interface modes

6.3.2 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	↑
Write data	L	H	↑

Note: ↑ stands for rising edge of signal

Table 6-3-2: Control pins of 4-wire Serial Peripheral Interface




Figure 6-3-1: 4-wire SPI mode

6.3.3 MCU Serial Interface (3-wire SPI)

Function	CS#	D/C#	SCL
Write command	L	Tie	↑
Write data	L	Tie	↑

Note: ↑ stands for rising edge of signal

Table 6-3-3: Control pins of 3-wire Serial Peripheral Interface




Figure 6-3-2: 3-wire SPI mode

6.3.4 Interface Timing




Figure 6-3-3: 4-pin serial interface characteristics

Symbol	Parameter	Min	Typ	Max	Unit
t_{CSS}	CSB select setup time	TBD			ns
t_{SCH}	CSB select hold time	TBD			ns
t_{SCC}	CSB deselect setup time	TBD			ns
t_{CHW}	CSB deselect hold time	TBD			ns
t_{SCYCW}	Serial clock cycle (Write)	TBD			ns
t_{SHW}	SCL "H" pulse width (Write)	TBD			ns
t_{SLW}	SCL "L" pulse width (Write)	TBD			ns
t_{SCYCL}	Serial clock cycle (Read)	TBD			ns
t_{SHR}	SCL "H" pulse width (Read)	TBD			ns
t_{SLR}	SCL "L" pulse width (Read)	TBD			ns
t_{SDS}	Data setup time	TBD			ns
t_{SDH}	Data hold time	TBD			ns
t_{ACC}	Access time			TBD	ns
t_{OH}	Output disable time	TBD			ns

Table 6-3-4: Serial Interface Timing Characteristics

7. COMMAND TABLE

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	00	0	0	0	0	0	0	0	0	PSR	Panel Setting Register
0	1		A ₇	A ₆	A ₅	0	A ₃	A ₂	A ₁	A ₀		A[7:0] = 0Fh [POR] B[7:0] = 09h [POR]
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		A[7:6] ~ RES[1:0] Display Resolution setting (source x gate) 00b: 960 x 680 (Default) 01b: 960 x 672 10b: 960 x 640 11b: 880 x 528 A[3] ~ UD Gate Scan Direction: 0: Scan down. First line to Last line: Gn-1 ... G0 1: Scan up. (Default) First line to Last line: G0 ... Gn-1 A[2] ~ SHL Source Shift Direction: 0: Shift left. First data to Last data: Sn-1 ... S0 1: Shift right. (Default) First data to Last data: S0 ... Sn-1 A[1] ~ SHD_N Booster and Regulator Switch: 0: PON / POF command will not execute 1: PON / POF command will execute (Default) A[0] ~ RST_N Soft Reset: 0: The controller is reset. Reset all registers to their default value. Driver all function will be disabled. 1: Normal operation (Default). BUSY_N signal will become "0" until Soft reset is finished.

0	0	01	0	0	0	0	0	0	0	1	PWR	Power setting Register A[5:0] = 07h [POR] B[7:0] = F0h [POR]									
0	1		0	0	0	0	0	A ₂	A ₁	A ₀		A[2:0] = 111 [POR]									
0	1		1	1	1	1	0	0	B ₁	B ₀		B[1:0] ~ VGPN [1:0] Internal VGH / VGL Voltage Level Selection: <table><tr><td>VGPN [1:0]</td><td>Gate Voltage Level</td></tr><tr><td>00</td><td>VGH=20V,VGL=-20V (Default) VSH=15V, VSL=-15V</td></tr><tr><td>01</td><td>VGH=17V ,VGL=-17V VSH=15V, VSL=-15V</td></tr><tr><td>10</td><td>VGH=15V,VGL=-15V VSH=15V, VSL=-15V</td></tr><tr><td>11</td><td>Reserved.</td></tr></table>	VGPN [1:0]	Gate Voltage Level	00	VGH=20V,VGL=-20V (Default) VSH=15V, VSL=-15V	01	VGH=17V ,VGL=-17V VSH=15V, VSL=-15V	10	VGH=15V,VGL=-15V VSH=15V, VSL=-15V	11
VGPN [1:0]	Gate Voltage Level																				
00	VGH=20V,VGL=-20V (Default) VSH=15V, VSL=-15V																				
01	VGH=17V ,VGL=-17V VSH=15V, VSL=-15V																				
10	VGH=15V,VGL=-15V VSH=15V, VSL=-15V																				
11	Reserved.																				

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	02	0	0	0	0	0	0	1	0	POF	Power OFF Command Register
0	1		0	0	0	0	0	0	0	0		After power off command, driver will power off based on the Power OFF Sequence, then BUSY_N signal will become "0". The Power OFF command will turn off DCDC, source driver, gate driver, VCOM driver, temperature sensor, but register and SRAM data will keep until VDD off. SD output will base on previous condition. *Remark: POF works at PON only
0	0	04	0	0	0	0	0	1	0	0	PON	Power ON Command Register
												After the Power ON command, driver will power on based on the Power ON Sequence. After power on command and all power sequence are ready, then BUSY_N signal will become "1". * Remark: PON Include booster on, VSHx/VSLx regulator on With default BTST, timing is >80ms

0	0	06	0	0	0	0	0	1	1	0	BTST	VGH Booster Soft Start Setting Register (for VGH) A[6:0] = 0Fh [POR] B[6:0] = 8Bh [POR] C[6:0] = 93h [POR] D[6:0] = A1h [POR]										
0	1		0	0	0	0	A ₃	A ₂	A ₁	A ₀		A[3:2] ~ T_VGHSSA [1:0] = 11 (Default) VGH booster soft start Phase A duration										
0	1		1	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		A[1:0] ~ T_VGHSSB [1:0] = 11 (Default) VGH booster soft start Phase B duration										
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀												
0	1		1	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀												
												<table><tr><td></td><td>Soft Start Phase Period (ms)</td></tr><tr><td>00</td><td>10</td></tr><tr><td>01</td><td>20</td></tr><tr><td>10</td><td>30</td></tr><tr><td>11</td><td>40</td></tr></table>		Soft Start Phase Period (ms)	00	10	01	20	10	30	11	40
	Soft Start Phase Period (ms)																					
00	10																					
01	20																					
10	30																					
11	40																					
												B[6:4] ~ VGHSSA_DRV [2:0], = 000 (Default) VGH Phase A Driving Strength C[6:4] ~ VGHSSB_DRV [2:0], = 001 (Default) VGH Phase B Driving Strength D[6:4] ~ VGHSSC_DRV [2:0] = 001 (Default) VGH Phase C Driving Strength										
												000~011 for Driving Strength 0~3. Others are reserved.										
												B[3:0] ~ VGHSSA_OFFT[[3:0], = 1011 (Default) VGH Phase A Minimum OFF Time C[3:0] ~ VGHSSB_OFFT[[3:0], = 0011 (Default) VGH Phase B Minimum OFF Time D[3:0] ~ VGHSSC_OFFT[[3:0], = 0011 (Default) VGH Phase C Minimum OFF Time										
												0000~1111 for Minimum OFF Time (setting) OFFH0 to OFFHF.										

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description										
0	0	07	0	0	0	0	0	1	1	1	DSLTP	Deep Sleep Register This command makes the chip enter the deep-sleep mode. The deep sleep mode could return to stand-by mode by hardware reset assertion. The only one parameter is a check code, the command would be executed if check code is A5h.										
0	1		1	0	1	0	0	1	0	1												
0	0	17	0	0	0	1	0	1	1	1	AUTO	Auto Sequence Register This command makes the chip enter the auto sequence Single-chip application ONLY. Auto Sequence Option 0xA5: Start Auto Sequence (PON > DRF > POF) 0xA7: Start Auto Sequence (PON > DRF > POF > DSLTP). Others: No effect BUSY_N signal will become "0" until Auto Sequence is finished.										
0	1		A7	A6	A5	A4	A3	A2	A1	A0												
0	0	10	0	0	0	1	0	0	0	0	DTM	Data Start transmission Register This command indicates that user starts to transmit data. Then write to SRAM. While complete data transmission, user must send a Data Refresh command (R12H). Then the chip will start to send data/VCOM for panel. KPixel[1:0] Source Driver Output <table><tr><td></td><td>DDX=1 (Default)</td></tr><tr><td>00b</td><td>Gray 0</td></tr><tr><td>01b</td><td>Gray 1</td></tr><tr><td>10b</td><td>Gray 2</td></tr><tr><td>11b</td><td>Gray 3</td></tr></table> After issue this command, the host must send at least 1 byte data to the device.		DDX=1 (Default)	00b	Gray 0	01b	Gray 1	10b	Gray 2	11b	Gray 3
	DDX=1 (Default)																					
00b	Gray 0																					
01b	Gray 1																					
10b	Gray 2																					
11b	Gray 3																					
2 bit per pixel																						
0	1		KPixel1 [1:0]	KPixel2 [1:0]	KPixel3 [1:0]	KPixel4 [1:0]																
:																						
0	1		KPixel (4M-3) [1:0]	KPixel (4M-2) [1:0]	KPixel (4M-1) [1:0]	KPixel (4M) [1:0]																
0	0	12	0	0	0	1	0	0	1	0	DRF	Display Refresh Command Register After this command is issued, driver will refresh display (data/VCOM) according to SRAM data and LUT. LUT can define DCVCOM/ACVCOM. After Display Refresh command, BUSY_N signal will become "0" until display update is finished.										
0	1		0	0	0	0	0	0	0	0												

0	0	40	0	1	0	0	0	0	0	0	TSC	Temperature Sensor Command Register																						
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		This command enables internal temperature sensor. BUSY_N will go low during temperature sensor is under operation. Then the temperature value can be read in 1degC step A[7:0] ~ TS [7:0]																						
												<table><tr><th>TS [7:0]</th><th>Return Value(degC)</th></tr><tr><td>E7h</td><td>-25</td></tr><tr><td>...</td><td>...</td></tr><tr><td>FFh</td><td>-1</td></tr><tr><td>00h</td><td>0</td></tr><tr><td>01h</td><td>1</td></tr><tr><td>...</td><td>...</td></tr><tr><td>19h</td><td>25</td></tr><tr><td>...</td><td>...</td></tr><tr><td>31h</td><td>49</td></tr><tr><td>32h</td><td>50</td></tr></table>	TS [7:0]	Return Value(degC)	E7h	-25	...	...	FFh	-1	00h	0	01h	1	...	...	19h	25	...	...	31h	49	32h	50
TS [7:0]	Return Value(degC)																																	
E7h	-25																																	
...	...																																	
FFh	-1																																	
00h	0																																	
01h	1																																	
...	...																																	
19h	25																																	
...	...																																	
31h	49																																	
32h	50																																	


R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description														
0	0	50	0	1	0	1	0	0	0	0	CDI	A[7:0] = 97h [POR]														
0	1		A ₇	A ₆	A ₅	0	0	0	0	0		A[7:5]~VBD [2:0] Border Output Selection: <table><tr><td></td><td>DDX=1</td></tr><tr><td>VBD[2:0]</td><td>LUT (Default)</td></tr><tr><td>000</td><td>Gray 0</td></tr><tr><td>001</td><td>Gray 1</td></tr><tr><td>010</td><td>Gray 2</td></tr><tr><td>011</td><td>Gray 3</td></tr><tr><td>100</td><td>HIZ(Default)</td></tr></table>		DDX=1	VBD[2:0]	LUT (Default)	000	Gray 0	001	Gray 1	010	Gray 2	011	Gray 3	100	HIZ(Default)
	DDX=1																									
VBD[2:0]	LUT (Default)																									
000	Gray 0																									
001	Gray 1																									
010	Gray 2																									
011	Gray 3																									
100	HIZ(Default)																									
0	0	61	0	1	1	0	0	0	0	1	TRES	Resolution setting Register This command defines alternative resolution														
0	1		0	0	0	0	0	0	A ₉	A ₈		A[7:0] ~ HRES[9:0] Horizontal Display Resolution														
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		Remark: Horizontal resolution should be 4-multiple. B[8:0] ~ VRES[9:0] Vertical Display Resolution														
0	1		0	0	0	0	0	0	B ₉	B ₈		e.g. HRES= 3C0h, VRES= 2A8h														
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		<table><tr><td>UD,SHL</td><td>Source and gate sequence</td></tr><tr><td>00</td><td>S679,G959 to S0,G0</td></tr><tr><td>01</td><td>S0, G959 to S679,G0</td></tr><tr><td>10</td><td>S679,G0 to S0, G959</td></tr><tr><td>11</td><td>S0,G0 to S679, G295</td></tr></table>	UD,SHL	Source and gate sequence	00	S679,G959 to S0,G0	01	S0, G959 to S679,G0	10	S679,G0 to S0, G959	11	S0,G0 to S679, G295				
UD,SHL	Source and gate sequence																									
00	S679,G959 to S0,G0																									
01	S0, G959 to S679,G0																									
10	S679,G0 to S0, G959																									
11	S0,G0 to S679, G295																									
												Remark: 1) Both PSR.RES & TRES command can set panel resolution. Priority will be given to the last received PSR or TRES command. 2) VRES[8:0] >= 120														
0	0	70	0	1	1	1	0	0	0	0	REV	Chip Revision Register The command is to read the ID A[7:0] = 07h [POR]														
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀																

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																	
0	0	80	1	0	0	0	0	0	0	0	AMV	Auto Measurement VCOM Register This command implements related VCOM sensing setting. A[7:0] = 00h [POR]																	
0	1		A ₇	A ₆	A ₅	A ₄	0	0	0	A ₀		A[7:6] ~ P[1:0] Number of sensing Points 00: 2 (Default) 01: 4 10: 8 11: 16 A[5:4] ~AMVT[1:0] Auto Measure Vcom Time: Sensing Time 00: 5 sec. (Default) 01: 10 sec. 10: 15 sec. 11: 20 sec. A[0] ~ AMVE Auto Measure Vcom Enable (/Disable): 0: Disabled (Default) 1: Enabled Requirement: 1) AMV works at PON only 2) BUSY_N signal will become "0" until Vcom sensing is finished.																	
0	0	81	1	0	0	0	0	0	0	1	VV	Auto Measurement VCOM Register This command gets the Vcom value after AMV.																	
1	1		1	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[5:0] ~ VV[5:0]: Vcom read Value , valid range from -0.2V to -4.0V. <table><tr><td>VV[5:0]</td><td>Vcom read value</td></tr><tr><td>00h</td><td>Reserved</td></tr><tr><td>04h</td><td>-0.2V</td></tr><tr><td>08h</td><td>-0.4V</td></tr><tr><td>0Ch</td><td>-0.6V</td></tr><tr><td>10h</td><td>-0.8V</td></tr><tr><td>...</td><td>...</td></tr><tr><td>50h</td><td>-4.0V</td></tr><tr><td>others</td><td>Reserved</td></tr></table>	VV[5:0]	Vcom read value	00h	Reserved	04h	-0.2V	08h	-0.4V	0Ch	-0.6V	10h	-0.8V	...	...	50h	-4.0V	others
VV[5:0]	Vcom read value																												
00h	Reserved																												
04h	-0.2V																												
08h	-0.4V																												
0Ch	-0.6V																												
10h	-0.8V																												
...	...																												
50h	-4.0V																												
others	Reserved																												


0	0	82	1	0	0	0	0	0	1	0	VDCS	VCM_DC Setting Register This command sets VCOM_DC value. A[7:0] = 00h [POR]																	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	0	0		A[7] ~ OTP_VCM Vcom follow VDCS after RESET. 0: Disable (Default), auto load from OTP if it is valid. 1: Enable, VCOM value from the VDCS[6:0] A[6:0] ~ VDCS[6:0]: VCOM_DC Setting, 0.2V step from -0.2V to -4.0V. <table><tr><th>VDCS [6:0]</th><th>VCOM_DC Setting</th></tr><tr><td>00h</td><td>Reserved</td></tr><tr><td>04h</td><td>-0.2V</td></tr><tr><td>08h</td><td>-0.4V</td></tr><tr><td>0Ch</td><td>-0.6V</td></tr><tr><td>10h</td><td>-0.8V</td></tr><tr><td>...</td><td>...</td></tr><tr><td>50h</td><td>-4.0V</td></tr><tr><td>others</td><td>Reserved</td></tr></table>	VDCS [6:0]	VCOM_DC Setting	00h	Reserved	04h	-0.2V	08h	-0.4V	0Ch	-0.6V	10h	-0.8V	...	...	50h	-4.0V	others
VDCS [6:0]	VCOM_DC Setting																												
00h	Reserved																												
04h	-0.2V																												
08h	-0.4V																												
0Ch	-0.6V																												
10h	-0.8V																												
...	...																												
50h	-4.0V																												
others	Reserved																												

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	90	1	0	0	1	0	0	0	0	PGM	Program Mode This command is to set OTP program mode After this command is issued, the chip would enter the program mode. After the programming procedure completed, a hardware reset is necessary for leave the program mode BUSY_N signal will become 0 until PGM mode is ready.
0	0	91	1	0	0	1	0	0	0	1	APG	Active Program This command is to execute OTP program After this command is issued, the chip would program the OTP. BUSY_N signal will become 0 until the programming is completed. Requirement: In PON mode with internal programming power.
0	0	92	1	0	0	1	0	0	1	0	ROTP	Read OTP Data This command is to read the OTP content from SRAM. The 1 st byte read is dummy byte. The 2 nd byte read is the content of Address 0 in OTP The N+1 th byte read is the content of Address n in OTP After issue this command, the host must read at least 1 byte data from the device.
1	1		1 st ~ dummy 2 nd ~ N+1th Parameter									
0	0	E3	1	1	1	0	0	0	1	1	PWS	Power Saving Register This command is sets for saving power VCOM/Source power saving during display refresh period. A[7:0] = 65h [POR]
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		

8. BLOCK DIAGRAM




9. TYPICAL APPLICATION CIRCUIT WITH SPI INTERFACE



10. TYPICAL OPERATING SEQUENCE

10.1 LUT FROM OTP OPERATION FLOW



10.2 OTP OPERATION REFERENCE PROGRAM CODE



11. RELIABILITY TEST

No.	Test Items	Test Conditions
1	Low-Temperature Storage	T= -25°C, 500h Test in white pattern
2	High-Temperature Storage	T= 60°C, RH=35%, 500h Test in white pattern
3	High-Temperature Operation	T= 50°C, RH=30%, 500h
4	Low-Temperature Operation	0°C, 500h
5	High-Temperature, High-Humidity Operation	T= 40°C, RH=90%, 500h
6	High-Temperature, High-Humidity Storage	T= 60°C, RH=80%, 500h Test in white pattern
7	Temperature Cycle	1 cycle:[-25°C 30min] → [+60°C 30min]:100 cycles Test in white pattern

Notes:

11-1: Stay white pattern for storage and non-operation test.

11-2: The operation is black → white → red → yellow pattern, the interval is 150s.

11-3: Put in 20°C--25 °C for 1 hour after test finished. The functionality, appearance, and display performance are OK.

12. QUALITY ASSURANCE

12.1 ENVIRONMENT

Temperature: 18~28℃; Humidity: 40%~70%RH


12.2 ILLUMINANCE

Brightness: 800~1500LUX;


Angle: The light source surrounds the module at a $45\pm 5^\circ$ angle;

Functional tests are performed at a distance of 30CM from the module surface under 150-200 LUX

12.3 INSPECTION METHOD



12.4 DISPLAY AREA



12.5 GHOSTING TEST METHOD

Four-color ghosting is measured with following transition from horizontal 4 scale pattern to vertical 4 scale pattern. The listed optical characteristics are only guaranteed under the controller & waveform provided by Waveshare.



1) Measurement Instruments: X-rite i1Pro

2) Ghosting formula:

W ghosting: $\Delta E = \text{Max}(\Delta E_{ab}(Y-W, R-W), \Delta E_{ab}(Y-W, W-W), \Delta E_{ab}(Y-W, B-W), \Delta E_{ab}(R-W, W-W), \Delta E_{ab}(R-W, B-W), \Delta E_{ab}(W-W, B-W))$



K ghosting: $\Delta E = \text{Max}(\Delta E_{ab}(Y-B, R-B), \Delta E_{ab}(Y-B, W-B), \Delta E_{ab}(Y-B, B-B), \Delta E_{ab}(R-B, W-B), \Delta E_{ab}(R-B, B-B), \Delta E_{ab}(W-B, B-B))$

R ghosting: $\Delta E = \text{Max}(\Delta E_{ab}(Y-R, R-R), \Delta E_{ab}(Y-R, W-R), \Delta E_{ab}(Y-R, B-R), \Delta E_{ab}(R-R, W-R), \Delta E_{ab}(R-R, B-R), \Delta E_{ab}(W-R, B-R))$




Y ghosting: $\Delta E = \text{Max}(\Delta E_{ab}(Y-Y, R-Y), \Delta E_{ab}(Y-Y, W-Y), \Delta E_{ab}(Y-Y, B-Y), \Delta E_{ab}(R-Y, W-Y), \Delta E_{ab}(R-Y, B-Y), \Delta E_{ab}(W-Y, B-Y))$



12.6 INSPECTION STANDARDS

12.6.1 Electric Inspection Standards

No.	Item	Standard	Defect Level	Method	Scope
1	Display	Clear display; Display complete; Display uniform	MA	Visual inspection	Zone A
2	Black/Write spots	 D≤0.3mm, negligible; 0.3mm<D≤0.5mm, N≤5 allowed; D>0.5mm, not allowed	MI		
3	Black/White lines (No switch)	 L≤1.0mm, W≤0.15mm, negligible; 1.0mm<L≤4.0mm,0.15mm<W≤0.5mm, N≤4 allowable; L>4.0mm,W>0.5mm, not allowed			
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash dot/ Multilateral	Flash points are allowed when switching screens; Multilateral colors outside the frame are allowed for fixed screen time	MI	Visual/ Inspection card	Zone A Zone B
6	Segmented display	Selection segments are all displayed, and other segments are not displayed after the selection segment	MA	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Abnormal Display	Not allowed			

12.6.2 Appearance Inspection Standards

No.	Item	Standard	Defect Level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	 $D = (L + W) / 2$ $D \leq 0.3\text{mm}$, negligible; $0.3\text{mm} < D \leq 0.5\text{mm}$, $N \leq 5$ allowable; $D > 0.5\text{mm}$, not allowed	MI	Visual inspection	Zone A
2	Glass crack	Not allowed	MA	Visual /Microscope	Zone A Zone B
3	Dirty	Allowed if can be removed	MI		Zone A Zone B
4	Chips/Scratch/ Edge crown	 $X \leq 3\text{mm}$, $Y \leq 0.5\text{mm}$, $t = \text{not counted}$, and without affecting the electrode, permissible  $X \leq 2\text{mm}$ or $Y \leq 2\text{mm}$, $t = \text{not counted}$ and without affecting the electrode, permissible  $W \leq 0.1\text{mm}$, $L \leq 5\text{mm}$, without affecting the electrode, $n \leq 2$	MI	Visual /Microscope	Zone A Zone B
5	TFT cracks	 Not allowed	MA	Visual /Microscope	Zone A Zone B
6	Dirty/Foreign bodies	Allowed if can be removed/Allowed	MI	Visual /Microscope	Zone A Zone B
7	FPC broken/FPC oxidation/scratch	  Not allowed	MA	Visual /Microscope	Zone B

8	B/W line	 $L \leq 1.0\text{mm}$, $W \leq 0.15\text{mm}$, negligible; $1.0\text{mm} < L \leq 4.0\text{mm}$, $0.15\text{mm} < W \leq 0.5\text{mm}$, $N \leq 4$ allowable; $L > 4.0\text{mm}$, $W > 0.5\text{mm}$, not allowed	MI	Visual /Ruler	Zone B
9	TFT edge bulge /TFT chromatic aberration	TFT edge bulge: $X \leq 3\text{mm}$, $Y \leq 0.3\text{mm}$, allowed TFT chromatic aberration: allowed	MI	Visual /Microscope	Zone A Zone B
10	Electrostatic point	$D \leq 0.25\text{mm}$, allowed; $0.25\text{mm} < D \leq 0.4\text{mm}$, $N \leq 4$ allowed; $D > 0.4\text{mm}$ is not allowed ($n \leq 8$ items are allowed within 5mm in diameter)	MI	Visual /Microscope	Zone A
11	PCB damaged /Poor welding /Curl	PCB (Circuit area) damaged, not allowed PCB Poor welding, not allowed PCB Curl $\leq 1\%$	MI	Visual /Ruler	Zone B
12	Edge glue height /Edge glue bubble	Edge adhesives $H \leq$ PS surface (including protective film) Edge adhesives seep in $\leq 1/2$ Margin width Length excluding Edge adhesive bubble: bubble width $\leq 1/2$ Margin width; Length $\leq 5.0\text{mm}$. $n \leq 5$	MI		
13	Protective film	Surface scratch but not effect protection function, allowed	MI	Visual inspection	
14	Silicon glue	Thickness $\leq$ PS surface (with protective film): Full cover the IC; Shape: The width on the FPC $\leq 0.5\text{mm}$ (Front) The width on the FPC $\leq 1.0\text{mm}$ (Back) Smooth surface, no obvious protrusions	MI	Visual inspection	
15	Wrap degree (TFT substrate)	 $t \leq 1.5\text{mm}$	MI	Ruler	
16	Color difference in COM area (Silver point area)	Allowed		Visual inspection	

13. HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status

Product specification	The data sheet contains final product specifications.
-----------------------	---

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

Product Environmental certification

RoHS

14. PRECAUTIONS

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue.
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.