

# 13.3inch e-Paper (B) User Manual





# **Revision History**

Version	Content	Date	Page
1.0	New creation	2024/04/15	All
	shore oweson	lo ho	

1

# Contents

1. OVERVIEW	3
2. FEATURES	4
3. MECHANICAL SPECIFICATION	5
4. MECHANICAL DRAWING OF EPD MODULE	7
5. INPUT/OUTPUT PIN ASSIGNMENT	8
6. ELECTRICAL CHARACTERISTICS	10
6.1 Absolute Maximum Rating	10
6.2 Panel DC Characteristics	11
6.3 Panel DC Characteristics (Driver IC Internal Regulators)	
6.4 MCU Interface	
6.4.1 MCU Interface Selection	12
6.4.2 MCU Serial Interface (4-wire SPI)	12
6.4.3 MCU Serial Interface (3-wire SPI)	14
6.4.4 Interface Timing	16
7. COMMAND TABLE	
8. BLOCK DIAGRAM	
9. REFERNCE CIRCUIT	
10. TYPICAL OPERATING SEQUENCE	24
10.1 LUT from OTP Operation Flow	24
10.2 OTP Operation Reference Program Code	
11. RELIABILITY TEST	
12. QUALITY ASSURANCE	
12.1 Environment	27
12.2 Illuminance	27
12.3 Inspect Method	27
12.4 Display Area	27
12.5 Ghosting Test Method	27
12.6 Inspection Standard	29
12.6.1 Electric Inspection Standard	29
12.6.2 Appearance Inspection Standard	30
13. PACKAGING	32
14. HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS	33
15. PRECAUTIONS	34

# 1. OVERVIEW

13.3 inch e-Paper (B) is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black and red full display capabilities. The 13.3 inch active area contains 960×680 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

nore owesome

hordwore

#### **FEATURES** 2.

- 960×680 pixels display ∻
- High contrast High reflectance ∻
- Ultra wide viewing angle Ultra low power consumption ∻
- ♦ Pure reflective mode
- Bi-stable display ∻
- Commercial temperature range ∻
- Landscape portrait modes ∻
- Hard-coat anti-glare display surface ∻
- Ultra Low current deep sleep mode ∻
- On-chip display RAM ∻
- ∻
- Waveform can stored in On-chip OTP or written by MCU Serial peripheral interface available ∻
- ♦ Serial peripheral interface available
- On-chip oscillator ∻
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage ∻
- ∻ I<sup>2</sup>C signal master interface to read external temperature sensor

# 3. MECHANICAL SPECIFICATION

Parameter	Specification	Unit	Remark		
Screen Size	13.3	Inch			
Display Resolution	960(H) x 680(V)	Pixel	DPI:88		
Active Area	275.52 x 195.16	mm			
Pixel Pitch	0.287 x 0.287	mm			
Pixel Configuration	Rectangle				
Outline Dimension	286.32 (H) × 212.26(V) × 1.20(D)	mm			
Weight	106.7±0.5	g			

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes		
	Black State L*value		-	13	15		3-1		
KS	Black State A*value		-	4	6		3-1		
no	Black Ghosting ∆E		-	2	-		3-1		
	After 24hours Colour Changed		-	2	-		3-4		
	White State L*value		62	65	-		3-1		
MC	White State A*value		-	0	1		3-1		
WS	White Ghosting ∆E		-	2	-		3-1		
	After 24hours Colour Changed		-	2	-		3-4		
	Red State L*value		27	28	32		3-1		
DC	Red State A*value		36	40	45		3-1		
RS	Red Ghosting ∆E		-	3	-		3-1		
	After 24hours Colour Changed		-	2	-		3-4		
T update	Image update time	<b>At 23</b> ℃	-	17	-	sec			
R	White Reflectivity	White	30	34	-	%	3-1		
CR	Contrast Ratio	Indeer	15:1	20:1			3-1		
UK		Indoor	15.1	20.1	-		3-2		
GN	2 Grey Level	-	-	-	-				
Life		Temp: 23±3℃		Even			3-3		
LIIE		Humidity:55±10%RH		5 years			3-3		

#### Notes:


3-1. Luminance meter: Eye-One Pro Spectrophotometer.

3-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

3-3. When the product is stored. The display screen should be kept white and face up.



### 3-4. After 24hours Colour Changed:




W:  $Max\Delta E(W-W) < 2$ , K:  $Max\Delta E(B-B) < 2$ , R:  $Max\Delta E(Y-Y) < 2$ .

ference L: black and white luminance value, A: red luminance value,  $\Delta E$ : color difference

6



# 4. MECHANICAL DRAWING OF EPD MODULE



# 5. INPUT/OUTPUT PIN ASSIGNMENT

NO.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	0	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	0	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I2C Interface to digital temperature sensor Data pin	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	0	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input, Active Low	Note 5-3
11	D/C#	1	Data/Command control pin	Note 5-2
12	CS#	1	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	Р	Power supply for interface logic pins.	
15		F	It should be connected with VCI.	
16	VCI	Р	Power supply for the chip	
17	VSS	Р	Ground	
18	VDD	с	Core logic power pin VDD can be regulated internally from	
10	VUU		VCI. A capacitor should be connected between VDD and VSS.	
19	VPP	Р	FOR TEST	Keep Open
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	С	Negative Source driving voltage	
23	VGL	с	Power Supply pin for Negative Gate driving voltage VCOM	
23	VGL		and VSL	
24	VCOM	С	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C =Capacitor Pin Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU

communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command. Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform-Communicating with digital temperature sensor.

Note 5-5: Bus interface selection pin.

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI
	shore on esome hord wore

# 6. ELECTRICAL CHARACTERISTICS

### 6.1 ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +40	°C
Storage Temp range	TSTG	-25 to +40	°C
Optimal Storage Temp	TSTGo	23±3	°C
Optimal Storage humidity	HSTGo	55±10	%RH

Note:

1. Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

2. We guarantee the single pixel display quality for 0-35  $^\circ$ C, but we only guarantee the barcode readable for 35-40  $^\circ$ C.


### 6.2 PANEL DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Тур.	Max.	Unit
Single ground	V <sub>SS</sub>	-		-	0	-	V
Logic supply voltage	V <sub>CI</sub>	-	VCI	2.2	3.0	3.3	V
Core logic voltage	V <sub>DD</sub>		VDD	1.7	1.8	1.9	V
High level input voltage	V <sub>IH</sub>	-	-	0.8V <sub>CI</sub>	-	-	V
Low level input voltage	VIL	-	-	-	-	0.2V <sub>CI</sub>	V
High level output voltage	V <sub>он</sub>	IOH = - 100uA	-	0.9V <sub>CI</sub>	-	-	V
Low level output voltage	V <sub>OL</sub>	IOL = 100uA	-	-	-	0.1V <sub>CI</sub>	V
Typical power	P <sub>TYP</sub>	V <sub>CI</sub> =3.0V	-	-	75	-	mW
Deep sleep mode	PSTPY	V <sub>CI</sub> =3.0V	-	-	0.003	-	mW
Typical operating current	lopr_V <sub>CI</sub>	V <sub>CI</sub> =3.0V	-	-	25	-	mA
Image update time	-	23 ⁰C	-	-	27	-	sec
Typical peak current	lopr_V <sub>CI</sub>	2.2V-3.7V			100	200	mA
Sleep mode current	Islp_V <sub>CI</sub>	DC/DC off, No clock No input load Ram data retain	-	-	20	-	uA
Deep sleep mode current	ldslp_V <sub>CI</sub>	DC/DC off, No clock No input load Ram data not retain	-	-	3	5	uA

#### Notes: 1. The typical power is measured with following transition from horizontal 3 scale pattern to

vertical.



2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.

3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Waveshare.

4. Electrical measurement: Tektronix oscilloscope - MDO3024, Tektronix current probe - TCP0030A.

### 6.3 PANEL DC CHARACTERISTICS (DRIVER IC INTERNAL REGULATORS)

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Тур.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	<u> </u>	TBD	-	V
Positive Source output voltage	VSH	-	S0~S959	+14.8	+15	+15.2	V
Negative Source output voltage	VSL		S0~S959	- 15.2	- 15	- 14.8	V
Positive gate output voltage	Vgh	-	G0~G679	+19.5	+20	+20.5	V
Negative gate output voltage	Vgl	-	G0~G679	-20.5	-20	- 19.5	V

Notes: VGH,VGL,VSH,VSL drop voltage <2V.

### 6.4 MCU INTERFACE

#### 6.4.1 MCU INTERFACE SELECTION

The pin assignment at different interface mode is summarized in Table 6-4-1.

Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name		Data/Comma	and Interface	Control Signal		
Bus i	nterface	SDA	SCL	CS#	D/C#	RES#
BS1=L	4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H	3-wire SPI	SDA	SCL	CS#	L	RES#


#### 6.4.2 MCU SERIAL INTERFACE (4-WIRE SPI)


The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	1
Write data	L	Н	1

### Notes: † stands for rising edge of signal.

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.





In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.

2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.

3. After SCL change to low for the last bit of register, D/C# need to drive to high.

4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.

5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.





Figure 6-2: Read procedure in 4-wire SPI mode


### 6.4.3 MCU SERIAL INTERFACE (3-WIRE SPI)

The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	1
Write data	L	Tie	1





In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.

2. D/C=0 is shifted thru SDA with one rising edge of SCL.


3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of

D7, D6, ... D0.

4. D/C=1 is shifted thru SDA with one rising edge of SCL.

5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.


6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.



### Figure 6-4: Read procedure in 3-wire SPI mode

#### 6.4.4 INTERFACE TIMING

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.



#### **Serial Interface Timing Characteristics**

(VCI - VSS = 2.2V to 3.7V, TOPR = 23°C, CL=20pF)

#### Write mode

Symbol	Parameter	Min	Тур.	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	60			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	65			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

#### Read mode

Symbol	Parameter	Min	Тур.	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO (SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns
	shore avesome hor				

# 7. COMMAND TABLE

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Gate setting
0	1		A7	A6	A5	A4	A3	A2	A1	A0	control	Set A[9:0]=2A7h[POR],680MUX
0	1		0	0	0	0	0	0	A9	A8	1	Set B[2:0]=000[POR]
0	1		0	0	0	0	0	B2	B1	<b>B</b> 0	1	
0	0	03	0	0	0	0	0	0	1	1	Gate Driving	SetGate Driving voltage
0	1		0	0	0	A4	A3	A2	A1	A0	voltage control	A[4:0]=17h[POR], VGH at 20V[POR] VGH setting from 12V to 20V
0	0	04	0	0	0	0	0	1	0	0	Source Driving	SetSource Driving voltage
0	1		A7	A6	A5	A4	A3	A2	A1	A0	voltage control	
0	1		<b>B7</b>	B6	<b>B</b> 5	<b>B</b> 4	B3	B2	B1	<b>B</b> 0	1	B[7:0]=A8h[POR],VSH2 at 5.0V C[7:0]= 32h[POR], VSL at -15V
0	1		C7	C6	C5	C4	C3	C2	C1	C0	1	C[7.0] = 32h[FOR], v SL at -15 v
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control
0	1		0	0	0	0	0	0	A <sub>1</sub>	A <sub>0</sub>	mode	A[1:0]: Description
	1.185		1000	- 20	10.155	11000	10.05			121020		00 Normal Mode [POR]
												11 Enter Deep Sleep Mode
												After this command initiated, the chip wil enter Deep Sleep Mode, BUSY pad will keep output high.
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence
0	1		0	0	0	0	0	A <sub>2</sub>	Aı	A <sub>0</sub>	mode setting	A [1:0] = ID[1:0]Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X increment, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the commands and parameters to their S/W Reset default values except R 10h-Deep Sleep Mode During operation ,BUSY pad will output high. Note: RAM are unaffected by this command.


#### 13.3inch e-Paper (B) User Manual

0	0	18	0	0	0	1	1	0	0	0	Temperature	Temperature Sensor Selection
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Sensor Control	A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature	Write to temperature register.
0	1		A11	A10	A9	A8	A7	A6	A5	A4	Sensor Control	A[11:0]=7FFh[POR]
0	1		A3	A2	A1	A0	0	0	0	0	(Write to temperature register)	
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display Update	RAM content option for Display Update
0	1		A7	A6	A5	A4	A3	A2	Al	A0	Control 1	A[7:0]=00h[POR]         A[7:4] Red RAM option         0000       Normal         0100       Bypass RAM content as 0         1000       Inverse RAM content         A[3:0] BW RAM option         0000       Normal         0100       Bypass RAM content as 0
			с. л			a	)					1000 Inverse RAM content
0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	Display Update Sequence Option: Enable the stage for Master Activation
	1		A7	A6	A5	A4	A3	A2	A1	A0		Setting for LUT from MCU
												Enable Clock Signal, Then Enable Analog Then PATTERN DISPLAY C7 Then Disable Analog Then Disable OSC
												Setting for LUT from OTP according to external Temperature Sensor operation
												Then Enable Analog
												Then Load LUT 90
												Enable Analog Then PATTERN DISPLAY Then Disable Analog Then Disable OSC
0	0	24	0	0	1	0	0	1	0	0	Write RAM (BW)	After this command, data entries will be written into the 1RAM until another command is written. Address pointers will advance accordingly. For Write pixel: Content of write RAM(BW)=1 For Black pixel: Content of write RAM(BW)=0

0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED)	After this command, data entries will be written into the 2 RAM until another command is written. Address pointers will advance accordingly. For RED pixel: Content of write RAM(RED)=1 For White/Black pixel: Content of write RAM(RED)=0
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM	Set A[7:0]=50h
0	1		A7	A6	A5	A4	A3	A2	A1	A0	register	
0	0	2D	0	0	1	0	1	1	0	1	OTP Register	Read Register stored in OTP:
1	1		A7	A6	A5	A4	A3	A2	A1	<b>A</b> 0	Read	1. A[7:0]~ B[7:0]: VCOM Information
1	1		B7	<b>B</b> 6	B5	B4	<b>B3</b>	<b>B</b> 2	<b>B</b> 1	<b>B</b> 0		2. C[7:0]~G[7:0]:Display mode 3. H[7:0]~K[7:0]: Waveform Version
1	1		C7	C6	C5	C4	C3	C2	C1	C0		[4bytes]
1	1		D7	D6	D5	D4	D3	D2	D1	<b>D</b> 0		C. F. C. C. S.
1	1		E7	E6	E5	E4	E3	E2	E1	E0		
1	1		F7	F6	F5	F4	F3	F2	F1	F0		
1	1		G7	G6	G5	G4	G3	G2	G1	G0		
1	1	8 A	H7	H6	H5	H4	H3	H2	H1	H0		
1	1		17	16	15	14	13	12	<b>I</b> 1	10		
1	1		J7	J6	J5	J4	J3	J2	J1	JO		
1	1		K7	K6	K5	K4	K3	K2	K1	K0		
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x21]
1	1		0	0	A5	A4	0	0	A1	A0		A[5]: HV Ready Detection flag [POR=1] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT register from MCU interface
0	1		A7	A6	A5	A4	A3	A2	A1	A0	register	[105 bytes].
0	1		<b>B</b> 7	<b>B</b> 6	B5	B4	B3	B2	<b>B</b> 1	<b>B</b> 0		
0	1		:	10	1	1	:	1	:	:		
0	1		a j	2	1	۰.	:	÷.	1	0		
0	1		:	1	:	2	:	X	:	:		


0	0	3A	0	0	1	1	1	0	1	0	Reserved	Reserved	
0	0	3B	0	0	1	1	1	0	1	1	Reserved	Reserved	
0	0	3C	0 A7	0 A6	1 A5	1 A4	1	1	0 A1	0 A0	Border Waveform	A [7:0]=C0h	waveform for VBD [POR],set VBD as HIZ
											Control	A[7:6] 00 01 10 11[POR] A [5:4] Fix L A[5:4] 00[POR] 01 10 11	t VBD option Select VBD as GS Transition Define A[1:0] Fix Level Define A [5:4] VCOM HIZ evel Setting for VBD VBD level VSS VSH1 VSL VSH2 Transition setting for VBD VBD Transition LUT0 LUT1 LUT2 LUT3
0	0	44	0	1	0	0	0	1	0	0	Set RAM X -		tart/end positions of the
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	address Start /		ess in the X direction by an
0	1		-	×	•	-	-	-	A9	A <sub>8</sub>	End position	address unit	[9:0], X Start, POR = 000h
0	1		B7	<b>B</b> <sub>6</sub>	Bs	<b>B</b> <sub>4</sub>	<b>B</b> <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>			[9:0], X End, POR = 3BFh
0	1		•	2	-	4	-	-	B <sub>9</sub>	B <sub>8</sub>			
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y-		tart/end positions of the
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	address		ess in the Y direction by an
0	1		-		•	-	-	-	A9	A <sub>8</sub>	Start / End	address unit	[9:0], Y Start, POR = 000h
0	1		B7	<b>B</b> <sub>6</sub>	B5	B <sub>4</sub>	<b>B</b> <sub>3</sub>	B <sub>2</sub>	B1	B <sub>0</sub>	Position	B[9:0]: YEA	[9:0], Y End, POR = 2A7h
0	1		-	-		-	-		B <sub>9</sub>	B <sub>8</sub>			
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X	Make initial	settings for the RAM X
0	1		A <sub>7</sub>	A <sub>6</sub>	As	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	Aı	A <sub>0</sub>	address counter		e address counter (AC)
0	1				3		-		A9	A <sub>8</sub>			
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y		settings for the RAM Y
			A7	A <sub>6</sub>	As	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	address counter		e address counter (AC)
0	1						_			-		1A 10-01-000b	
0	1		-	-			-	-	A9	A <sub>8</sub>		A[9:0]: 000h	[POK]

# 8. BLOCK DIAGRAM






# 9. REFERNCE CIRCUIT



# 10. TYPICAL OPERATING SEQUENCE

### **10.1 LUT FROM OTP OPERATION FLOW**



### 10.2 OTP OPERATION REFERENCE PROGRAM CODE

ACTION	VALUE/DATA	COMMENT
	POWER ON	
delay	10ms	
	PIN CONFIG	
RES#	low	Hardware reset
delay	200us	
RES#	high	
delay	200us	
Read busy pin	N/C	Wait for busy low
Command 0x12		Software reset
Read busy pin		Wait for busy low
Command 0x0C	Data 0xAE 0xC7 0xC3 0xC0 0x80	Booster Soft-start Control
Command 0x01	Data 0xA7 0x02 0x00	Set display size and driver output control
Command 0x11	Data 0x01	Ram data entry mode
Command 0x44	Data 0x00 0x00 0xBF 0x03	Set Ram X address
Command 0x45	Data 0xA7 0x02 0x000x00	Set Ram Y address
Command 0x3C	Data 0x01	Set border
	LOAD LUT	
Command 0x18	Data 0x80	Set built-in temperature sensor
Command 0x22	Data 0xB1	Load LUT
Command 0x20		
Read busy pin		Wait for busy low
260	LOAD IMAGE AND UP	DATE
Command 0x4E	Data 0x00 0x00	Set Ram X address counter
Command 0x4F	Data 0xA7 0x02	Set Ram Y address counter
Command 0x24	81600 bytes	Load BW image (960/8*680)
Command 0x4E	Data 0 x00 0 x00	Set Ram X address counter
Command 0x4F	Data 0xA7 0x02	Set Ram Y address counter
Command 0x26	81600 bytes	Load RED image (960/8*680)
Command 0x22	Data 0xC7	Image update
Command 0x20		
Read busy pin		Wait for busy low
Command 0x10	Data 0X01	Enter deep sleep mode
	POWER OFF	



# **11. RELIABILITY TEST**

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=+60°C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T=+40°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High Temperature High Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature High Humidity Storage	T=50°C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle: [-25°C 30min] $\rightarrow$ [+60 °C 30 min] : 50 cycles Test in white pattern
8	ESD Gun	Air+/-4KV; Contact +/-2KV (Naked EPD display, including IC and FPC area)
		0

Note1: Stay white pattern for storage and non-operation test.

Note2: Operation is black $\rightarrow$ white $\rightarrow$  red pattern, the interval is 150s.

Note1: Put in 20℃--25℃ for 1 hour after test finished. The function, appearance and display performance is OK.

# 12. QUALITY ASSURANCE


### **12.1 ENVIRONMENT**

Temperature: 23±3℃, Humidity: 55±10%RH

#### 12.2 ILLUMINANCE

Brightness:1200 $\sim$ 1500LUX; Distance:20-30CM; Angle:Relate 45° surround.

### 12.3 INSPECT METHOD




### 12.5 GHOSTING TEST METHOD

Three-color ghosting is measured with following transition from horizontal 3 scale pattern to vertical 3 scale pattern. The listed optical characteristics are only guaranteed under the controller & waveform provided by Waveshare.



13.3inch e-Paper (B) User Manual



1)Measurement Instruments: X-rite i1Pro

2)Ghosting formula:

W ghosting:  $\triangle E = Max (\triangle Eab(W-W, R-W), \triangle Eab(W-W, B-W), \triangle Eab(B-W, R-W))$ 

, Δ Eat , B-R), Δ Eab, K ghosting:  $\triangle E = Max (\triangle Eab(B-B, W-B), \triangle Eab(B-B, R-B), \triangle Eab(R-B, W-B))$ 

R ghosting:  $\triangle E = Max (\triangle Eab(R-R, W-R), \triangle Eab(R-R, B-R), \triangle Eab(B-R, W-R))$ 

WAVESHARE share awesome hardware

### 12.6 INSPECTION STANDARD

#### 12.6.1 ELECTRIC INSPECTION STANDARD

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Clear display Display complete Display uniform	MA	_	
2	Black/White spots	D≤0.4mm, Allowed 0.4mm <d≤0.7mm。n≤6, 0.7mm<d allow<="" not="" td=""><td></td><td>Visual inspection</td><td></td></d></d≤0.7mm。n≤6, 		Visual inspection	
3	Black/White line (No switch)	L = 1 $L = 2.0$ mm, $W \le 0.2$ mm negligible $2.0$ mm $< L \le 8.0$ mm $0.2$ mm $< W \le 0.5$ mm $N \le 5$ allowable L > 8.0mm, $W > 0.5$ mm is not allowed	МІ	Visual/ Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash dot / Multilateral	Flash points are allowed when switching screens Multilateral colors outside the frame are allowed for fixed screen time	MI	Visual/Inspection card	Zone A Zone B
6	Segmented display	Selection segments are all displayed, and other segments are not displayed after the selection segment.	МА	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Abnormal Display	Not Allow			

#### 12.6.2 APPEARANCE INSPECTION STANDARD

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	$b = (L + W)/2$ $D \le 0.25 \text{ mm negligible}$ $0.25 \text{ mm } < D \le 0.4 \text{ mm } N \le 4$ allowable $D > 0.4 \text{ mm is not allowed}$	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual	Zone A Zone B
3	Dirty	Allowed if can be removed	MI	/ Microscope	Zone A Zone B
4	Chips/Scratch/ Edge crown	x $\leq 3$ mm, Y $\leq 0.5$ mm And without affecting the electrode is permissible $x \leq 3$ mm $\leq X \leq 2$ mm $\leq X \leq 2$ Not Allow $q \leq 0.1$ mm, L $\leq 5$ mm, No harm to the electrodes and N $\leq 2$ allow	MI	Visual / Microscope	Zone A Zone B
5	TFT Cracks	Not Allow	МА	Visual / Microscope	Zone A Zone B
6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	Visual / Microscope	Zone A / Zone B
7	FPC broken/ Goldfingers exidation/ scratch	Not Allow	МА	Visual / Microscope	Zone B

WA	WAVES	HARE
	share awesome	hardware

8	B/W Line	$L \leq 1.0 \text{mm}, W \leq 0.15 \text{mm} \text{ negligible} \\ 1.0 \text{mm} < L \leq 4.0 \text{mm} \\ 0.15 \text{mm} < W \leq 0.5 \text{mm} \\ N \leq 4 \text{ allowable} \\ L > 4.0 \text{mm}, W > 0.5 \text{mm} \text{ is not} \\ \text{allowed} \end{cases}$	MI	Visual / Ruler	Zone B
9	TFT edge bulge /TFT chromatic aberration	TFT edge bulge: X≤3mm, Y≤0.3mm Allowed TFT chromatic aberration :Allowed	MI	Visual / Microscope	Zone A Zone B
10	Electrostatic point	$D \le 0.25$ mm, allow $0.25$ mm $< D \le 0.4$ mm, $n \le 4$ allow D > 0.4 mm is not allowed ( $n \le 8$ items are allowed within 5 mm in diameter)	MI	Visual / Microscope	Zone A
11	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl≤1%			
12	Edge glue height/ Edge glue bubble	Edge Adhesives H≤PS surface (Including protect film) Edge adhesives seep in≤1/2 Margin width Length excluding Edge adhesives bubble: bubble Width ≤1/2 Margin width; Length ≤0.5mm n≤5	MI	Visual / Ruler	Zone B
13	Protect film	Surface scratch but not effect protect function, Allowed		Visual Inspection	
14	Silicon glue	Thickness $\leq$ PS surface(With protect film): Full cover the IC; Shape: The width on the FPC $\leq 0.5$ mm (Front) The width on the FPC $\leq 1.0$ mm (Back) smooth surface, No obvious raised.	MI	Visual Inspection	
15	Warp degree (TFT substrate)	FPL TFT t t≤1.0mm	MI	Ruler	
16	Color difference in COM area (Silver point area)	Allowed		Visual Inspection	



# 13. PACKAGING

10		DACIZI	TALC 1	NICT	DUIC	OTTO	NI		DATE		
	EPD	PACK	ING	INSI	RUC	110	N		DES IGN		
									CHECKED		
								_	APPROVED	0	
P/N Customer Code Ref.P/N				N	Type	PKG Method	Marking	Surface Marks	Pull Tane		
		Customer Code		101.1713			-				
GDEM1 33Z91						GLASS	Blister	BACK	None	YES	
Packing Materials List List Nodel Naterials Q'ty Unit							YER, 7LAY	ER/CTN, T	OTAL 14PC	S/CTN.	
Carton	7# 417	7*362*229 mm	corrugate	1	Piece	Pull 1	tape:				
nner Carton	7# (INNER)	400*343 *95 m	corrugate	2	Piece						
Blister			PET	16	Piece	1		1			
Thin foam	0		EPE	14	Piece	1		1			
Antistatic vacuum bar	450	+590+0.075		2	Piece	1		1			
Foan board			EPE	5	Piece	1		<u> </u>		-	
PULL TAPE	1	6*5*T0.05	3	14	Piece			66			
bliste	r box	2 inner b is placed the numbe	on the te	op of ea	hch		Hapty bli Thin : Blist	foan		W <sup>vac</sup>	uun bag
							Foan bo PUT IT INTO 7 (LAEEL 70 INNER CARTON W CARTON			Pixed with a	ARTON

### 14. HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS

### WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

### CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases,

which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status									
Product specification	This data sheet contains final product specifications.								
Limiting values									
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).									
Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.									
Application information									
Where application information specification.	is given, it is advisory and does not form part of the								
Product Environmental Certification									
RoHS									

# 15. PRECAUTIONS

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL/EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue.
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.