





Revision History

Version	Content	Date	Page
1.0	New creation	2024/3/1	All
	shore oweson		

1



Contents

1.	OVERVIEW	3
2.	FEATURES	4
3.	MECHANICAL SPECIFICATION	5
4.	MECHANICAL DRAWING OF EPD MODULE	6
5.	INPUT/OUTPUT PIN ASSIGNMENT	7
6.	ELECTRICAL CHARACTERISTICS	9
	6.1 Absolute Maximum Rating	9
	6.2 DC Characteristics	
	6.3 AC Characteristics	
	6.3.1 MCU Interface Selection	11
	6.3.2 MCU Serial Interface (4-wire SPI)	11
	6.3.3 MCU Serial Peripheral Interface (3-wire SPI)	12
	6.4.4 Interface Timing	14
7.	COMMAND TABLE	15
8.	OPTICAL SPECIFICATIONS	29
9.	HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS	30
). RELIABILITY TEST	
	. REFERNCE CIRCUIT	
12	. TYPICAL OPERATING SEQUENCE	33
	12.1 Normal Operation Flow	33
	12.2 Normal Operation Reference Program	
13	. INSPECTION METHOD AND CONDITION	
	13.1 Inspection Condition	
	13.2 Zone Definition	35
	13.3 General Inspection Standards for Products	36
	13.3.1 Appearance Inspection Standard	
14	PACKAGING	39

SV

1. OVERVIEW

5.79 inch e-Paper (B) is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black and red full display capabilities. The 5.79 inch active area contains 272×792 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

nore owesome



hordwore

FEATURES 2.

- 272×792 pixels display ∻
- High contrast High reflectance ∻
- ♦ Ultra wide viewing angle Ultra low power consumption
- ♦ Pure reflective mode
- \diamond Bi-stable display
- Commercial temperature range ∻
- ♦ Landscape portrait modes
- Hard-coat antiglare display surface ∻
- Ultra Low current deep sleep mode ∻
- On-chip display RAM ∻
- no \diamond Waveform can stored in On-chip OTP or written by MCU
- ♦ Serial peripheral interface available
- ♦ On-chip oscillator
- ♦ On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I²C signal master interface to read external temperature sensor ∻
- ∻ Support partial update mode
- Built-in temperature sensor ∻




3. MECHANICAL SPECIFICATION

Parameter	Specification	Unit	Remark
Screen Size	5.79	Inch	
Display Resolution	272(H) x 792(V)	Pixel	DPI:144
Active Area	47.74 x 139.00	mm	
Pixel Pitch	0.1755 x 0.1755	mm	
Pixel Configuration	Rectangle		
Outline Dimension	56.94 (H) × 150.92(V) × 1.0(D)	mm	
Weight	15.7±0.5	g	
	shore owesome he	10 ¹	

5



4. MECHANICAL DRAWING OF EPD MODULE





5. INPUT/OUTPUT PIN ASSIGNMENT


NO.	Name	I/O	Description	Remark
1	NC		Do not connect with other NPC pins	Keep Open
2	GDR	0	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC		Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	0	I2C Interface to digital temperature sensor Clock pin External pull up resistor is required when connecting to I2C slave. When not in use: VSS	
7	TSDA	I/O	I2C Interface to digital temperature sensor Data pin External pull up resistor is required when connecting to I2C slave. When not in use: VSS	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	0	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input, Active Low	Note 5-3
11	D/C#	I	Data/Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	Р	Power supply for interface logic pins. It should be connected with VCI.	
16	VCI	Р	Power supply for the chip	
17	VSS	Р	Ground	
18	VDD	с	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS.	
19	VPP	Р	FOR TEST	
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	С	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	С	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C =Capacitor Pin Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

- Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.
- Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.
- Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform-Communicating with digital temperature sensor.

Note 5-5: Bus interface selection pin.

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI





6. ELECTRICAL CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +6.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +40	°C
Storage Temp range	TSTG	-25 to+70	°C
Optimal Storage Temp	TSTGo	23±2	°C
Optimal Storage Humidity	HSTGo	55±10	%RH

Note: Maximum ratings are those values beyond which damages to the device may occur. Functional

operation should be restricted to the limits in the Panel DC Characteristics tables.

9


6.2 DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.

Parameter Symbol Condition		Applicable pin	Min.	Тур.	Max.	Unit	
Single ground	Vss	-		-	0	-	V
Logic supply voltage	V _{CI}	-	VCI	2.3	3.0	3.7	~
Core logic voltage	V _{DD}		VDD	1.7	1.8	1.9	V
High level input voltage	VIH	-	-	0.8V _{CI}	-	-	V
Low level input voltage	VIL	-	-	-	-	0.2V _{CI}	V
High level output voltage	V _{он}	IOH = - 100uA	-	0.9V _{CI}	-	-	V
Low level output voltage	V _{OL}	IOL = 100uA	-	-	-	0.1V _{CI}	V
Typical power	P _{TYP}	V _{CI} =3.0V	-	-	17.4	-	mW
Deep sleep mode	PSTPY	V _{CI} =3.0V	-	-	0.006	-	mW
Typical operating current		V _{CI} =3.0V	-	-	5.8	-	mA
Image update time	-	25 °C	-	-	25	-	sec
Sleep mode current Islp_V _{CI}		DC/DC off, No clock No input load Ram data retain	-	-	25	-	uA
Deep sleep mode current	ldslp_V _{CI}	DC/DC off, No clock No input load Ram data not retain	-	-	3	5	uA

Notes: 1. The typical power is measured with following transition from horizontal 3 scale pattern to

vertical.



2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.

3. The listed electrical characteristics are only guaranteed under the controller & waveform

provided by Waveshare.

4. Electrical measurement: Multimeter

6.3 AC CHARACTERISTICS

6.3.1 MCU INTERFACE SELECTION

The IC can support 3-wire/4-wire serial peripheral. MCU interface is pin selectable by BS1 shown in Table 6-1.

Table 6-1 : Interface pins assignment under different MCU interface	Table 6-1 : Interface	pins assignment under	different MCU interface
---	-----------------------	-----------------------	-------------------------

	Pin Name					
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDA
4-wire serial peripheral interface (SPI)	L	RES#	CS#	DC#	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	н	RES#	CS#	L	SCL	SDA

Notes: L is connected to VSS and H is connected to VDDIO.

6.3.2 MCU SERIAL INTERFACE (4-WIRE SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 6-2.

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	1	Command bit	L	L
Write data	1	Data bit	Н	L

Table 6-2 : Control pins status of 4-wire SPI

Notes: 1. L is connected to VSS and H is connected to VDDIO.

2. † stands for rising edge of signal.

3. DA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 6-1 : Write procedure in 4-wire SPI mode

6.3.3 MCU SERIAL PERIPHERAL INTERFACE (3-WIRE SPI)

MCU Serial Peripheral Interface (3-wire SPI) The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 6-3.


In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI.

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	î	Command bit	Tie LOW	L
Write data	Ť	Data bit	Tie LOW	L

Table 6-3 : Control pins status of 3-wire SPI


Notes: 1. L is connected to VSS and H is connected to VDDIO.

2. † stands for rising edge of signal.



6.4.4 INTERFACE TIMING

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.



Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fscl	SCL frequency (Write Mode)	-	-	20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	TBD	-		ns
t CSHLD	Time CS# has to remain low after the last falling edge of SCLK	TBD		-	ns
tcsnign	Time CS# has to remain high between two transfers	TBD	-		ns
tsclhigh	Part of the clock period where SCL has to remain high	TBD			ns
tscllow Part of the clock period where SCL has to remain low		TBD	-		ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	TBD			ns
tsihld	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	TBD	-	-	ns

Read mode

Symbol	Parameter	Min	Тур	Max	Unit
fscL	SCL frequency (Read Mode)		-	2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	TBD		1.0	ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	TBD	-		ns
ссянісян	Time CS# has to remain high between two transfers	TBD	-		ns
tsclhigh	Part of the clock period where SCL has to remain high	TBD			ns
tscllow	Part of the clock period where SCL has to remain low	TBD			ns
lsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	TBD	TBD		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL	TBD	TBD	-	ns

Note: All timings are based on 20% to 80% of VDDIO-VSS



7. COMMAND TABLE

	man		-						_						
	D/C#		_	D6	D5	D4	D3	D2	D1	D0	Command	Descripti			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti			N/
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[8:0]= 12 MUX Gate	2Bh [POF	I, 300 MU	X (9.01 , 1)
0	1		0	0	0	0	0	0	0	A ₈		WUX Gale	e imes se	ung as (A	[0.0] + 1).
0	1		0	0	0	0	0	0 B2	0 B1	A8 B0		B [2:0] = 0 Gate scar B[2]: GD Selects th GD=0 [PC G0 is the output sec GD=1, G1 is the output sec B[1]: SM Change si SM=0 [PC G0, G1, G interlaced SM=1,	000 [POR nning seq e 1st out DR], 1st gate o quence is canning o DR], 22, G32) 64G29]. uence and put Gate butput cha G0,G1, G butput cha G1, G0, C brder of ga 299 (left ar 04, G1, G3	direction nnel, gate 2, G3, nnel, gate 33, G2, te driver. nd right gat
		1												G299 to G	
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate	drivina va	ltage	
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A	Control	A[4:0] = 0			
•				Ŭ	Ŭ	7.14	1.5	1.2					ng from 1	0V to 20V	
												A[4:0]	VGH	A[4:0]	VGH
												00h	20	0Dh	15
												03h	10	0Eh	15.5
												04h	10.5	0Fh	16
												05h	11	10h	16.5
												06h	11.5	11h	17
												07h	12	12h	17.5
												08h	12.5	13h	18
												07h	12	14h	18.5
												08h	12.5	15h	19
															1000000
												08h	12.5 13	15h 16h	19
												08h 09h	12.5	15h	19 19.5



	r - 1	d Tal						-	-	-				
	D/C#		D7	D6	D5	D4	D3	D2	D1	DO	Comm			Description
0	0	04	0	0	0	0	0	1	0	0		e Driving	voltage	Set Source driving voltage
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Contro	bl		A[7:0] = 41h [POR], VSH1 at 15V
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo				B [7:0] = A8h [POR], VSH2 at 5V. C[7:0] = 32h [POR], VSL at -15V
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co	1			Remark: $VSH1 >= VSH2$
] = 1,								7]/B[7					C[7] = 0,
VSH	12 vo	Itage	setti	ng fro	om 2.	.4V to	C					e setting	from 8.8	
3.6								1000	17V					
1030	B[7:0]		VSH2		8[7:0]	100700000000	/VSH2		A/B[7:0]	VS	H1/VSH2	A/B[7:0]	VSH1/VSH	
	8Eh 8Fh	-	2.4 2.5	00.0	Eh .Fh	100	.6 .7		21h 23h		8.8 9	37h 38h	13 13.2	0Ah -5 0Ch -5.5
_	90h	-	2.6		Oh		.8		24h	10	9.2	39h	13.4	0Eh -6
	91h	1	2.7	B	1h		.9		25h	20	9.4	3Ah	13.6	10h -6.5
	92h		2.8		2h		6		26h		9.6	3Bh	13.8	12h -7
_	93h 94h		2.9 3		3h 4h	10	.1	-	27h 28h		9.8	3Ch 3Dh	14 14.2	14h -7.5
_	94n 95h		3 3.1		5h	040	.2	\vdash	28h		10.2	3Dn 3Eh	14.2	16h8
_	96h		3.2		6h		.4		2Ah		10.4	3Fh	14.6	18h -8.5 1Ah -9
_	97h		3.3	-	7h		.5		2Bh		10.6	40h	14.8	1Ah -9 1Ch -9.5
_	98h		3.4	-	8h	1.21	.6		2Ch		10.8	41h	15	161 -5.5 1Eh -10
_	99h 9Ah	-	3.5 3.6	-	9h Ah		.7		2Dh 2Eh		11 11.2	42h 43h	15.2 15.4	20h -10.5
_	9An 9Bh	-	3.6	-	An Bh		.8	\vdash	2En 2Fh	_	11.2	43n 44h	15.4	22h -11
	9Ch	-	3.8		Ch		7		30h		11.6	45h	15.8	24h -11.5
1	9Dh		3.9	В	Dh		.1		31h		11.8	46h	16	26h -12
	9Eh		4		Eh	1.22	.2		32h		12	47h	16.2	28h -12.5 2Ah -13
_	9Fh	-	4.1	-	Fh	-	.3 .4	_	33h		12.2	48h	16.4	2An -13 2Ch -13.5
	A0h A1h		1.2 1.3		0h 1h	_	.4	-	34h 35h		12.4 12.6	49h 4Ah	16.6 16.8	2Eh -14
	A2h		1.4		2h	-	.6		36h		12.8	4Bh	17	30h -14.5
	A3h	4	1.5	C	3h	7	.7					Other	NA	32h -15
_	A4h	-	1.6		4h		.8							34h -15.5
	A5h A6h	-	4.7 4.8		5h 6h		.9 8							36h -16
	A7h	-	+.o 1.9		7h		• .1							38h -16.5
	A8h		5		8h		.2							3Ah -17 Other NA
	A9h	3	5.1	C	9h	8	.3							Ottor IVI
_	AAh		5.2		Ah		.4							
	ABh ACh	-	5.3 5.4		Bh Ch		.5							
	ADh	-	5.5	-	ther		IA AL							
0	0	08	0	0	0	0	1	0	0	0		Code Set	ing	Program Initial Code Setting
											OTP P	rogram		
														The command required CLKEN=1.
														Refer to Register 0x22 for detail.
														BUSY pad will output high during operation.
						,					0			
0	0	09	0	0	0	0	1	0	0	1	Write I	Register f	or Initial	Write Register for Initial Code Setting
		00	128	100	3	1000		(9)	5	200		Setting	or mud	Selection
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		county		A[7:0] ~ D[7:0]: Reserved
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo				Details refer to Application Notes of Initia
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co				Code Setting
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do]			-
0	0	0A	0	0	0	0	1	0	1	0	Read	Register f	or Initial	Read Register for Initial Code Setting
0		UA	0	0	0			0		0		Setting	or milial	
											5500	Soung		



3/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
												2 - South tion
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	Booster Enable with Phase 1, Phase 2 and Phase
0	1	00	1	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Control	for soft start current and duration setting.
0	1		1	B ₆	B ₅	B ₄	B ₃	B ₂	B1	Bo		A[7:0] -> Soft start setting for Phase1
1000			1000 A		and the second second				COMPANY AND ANY		-	= 8Bh [POR]
0	1		1	C ₆		C ₄	C ₃	C ₂	C ₁		-	B[7:0] -> Soft start setting for Phase2 = 9Ch [POR]
0	1		0	0	D ₅	D4	D ₃	D2	D1	Do		C[7:0] -> Soft start setting for Phase3 = 96h [POR] D[7:0] -> Duration setting = 0Fh [POR]
												Bit Description of each byte: A[6:0] / B[6:0] / C[6:0]:
												Bit[6:4] Driving Strength Selection
												000 1(Weakest)
												001 2
												010 3
												011 4
												100 5
												101 6
												110 7
												111 8(Strongest)
												Bit[3:0] Min Off Time Setting of GDR [Time unit]
												0000
												~ NA 0011
												0100 2.6
												0101 3.2
												0110 3.9
												0111 4.6
												1000 5.4
												1001 6.3
												1010 7.3
												1011 8.4
												1100 9.8
												1101 11.5
												1110 13.8
												1111 16.5
												D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1
												Bit[1:0] Duration of Phase [Approximation]
												00 10ms
												01 20ms
												10 30ms
												11 40ms

	man		ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control:
0	1	· · · · · · · ·	0	0	0	0	0	0	A ₁	A ₀		A[1:0]: Description
												00 Normal Mode [POR]
												01 Enter Deep Sleep Mode 1
												11 Enter Deep Sleep Mode 2
												After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	0		0	0	0		0	0	0			
0	0	11	0	0	0	1 0	0	0 A2	0 A1	1 A0	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR]
												A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X decrement, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A 6	A 5	A 4	0	A ₂	Aı	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1		0	0	0	0	0	A ₂	A1	Ao		A[2:0] = 100 [POR] , Detect level at 2.3V A[2:0] : VCI level Detect A[2:0] VCI level 011 2.2V 100 2.3V 101 2.4V 110 2.5V 111 2.6V Other NA The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
											1	
0	0	18	0 A7	0 A6	0 A5	1 A4	1 A3	0 A2	0 A1	0 A0	Temperature Sensor Control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperatrure sensor A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor	Write to temperature register.
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Control (Write to temperature register)	A[7:0] = 7Fh [POR]
0	0	1B	0	0	0	1	4	0	4	1	Tomporatura Sanaar	Road from tomporature register
U	25	1D	0 A7	A ₆	A ₅	A ₄	1 A3	0 A2	1 A1	A	Temperature Sensor Control (Read from	Read from temperature register.
1	1											

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A	Control (Write Command	sensor.
0	1		B ₇	B6	B5	B ₄	B ₃	B ₂	B1	Bo	to External temperature	A[7:0] = 00h [POR],
1000			0.5054540								sensor)	B[7:0] = 00h [POR],
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co		C[7:0] = 00h [POR],
												417.01
												A[7:6] A[7:6] Select no of byte to be sent
												00 Address + pointer
												01 Address + pointer + 1st parameter
												10 Address + pointer + 1st parameter +
												2nd pointer 11 Address
												A[5:0] – Pointer Setting
												$B[7:0] - 1^{st}$ parameter
												$C[7:0] - 2^{nd}$ parameter
												The command required CLKEN=1.
												Refer to Register 0x22 for detail.
												After this command initiated, Write
												Command to external temperature sensor
												starts. BUSY pad will output high during
					l							operation.
-	-					-						
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
												The Display Update Sequence Option is
												located at R22h.
												BUSY pad will output high during
												operation. User should not interrupt this
												operation to avoid corruption of panel
												images.
			-									
0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display Update
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀]1	A[7:0] = 00h [POR]
0			P	0	0	0	0		0	0	4	B[7:0] = 00h [POR]
0	1		B ₇	0	0	0	0	0	0	0		A[7:4] Red RAM option
												0000 Normal
												0100 Bypass RAM content as 0
												1000 Inverse RAM content
												A[3:0] BW RAM option
												0000 Normal
												0100 Bypass RAM content as 0
												1000 Inverse RAM content
			-	L								

Com	-	1. 20	1000	1000			22.22	100000	100	100			
/W#	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0 A7	0 A ₆	1 A5	0 A4	0 A3	0 A2	1 A1	0 A0	Display Update Control 2	Display Update Sequence Opti Enable the stage for Master Ac A[7:0]= FFh (POR)	
												Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal → Enable Analog	CO
												Disable Analog → Disable clock signal	03
												Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91
												Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	B9
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF
												Enable clock signal →Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7
												 → Enable Clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC 	FF
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White	After this command, data entrie	es will be
											/ RAM 0x24	written into the BW RAM until a command is written. Address p advance accordingly	another
												For Write pixel: Content of Write RAM(BW) = For Black pixel: Content of Write RAM(BW) =	

	man		14 - C - C - C - C - C - C - C - C - C -							-	-	
	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly.
												For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCL bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until anothe command is written. Address pointers will advance accordingly. The 1 st byte of data read is dummy data.
_	0		62							-		The T byte of data read is duffinly data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. BUSY pad will output high during
	62					- 22					<i>.</i>	operation.
0	0	29	0	0	1	0	1	0	0	1	VCOM Sense Duration	Stabling time between entering VCOM
0	1		0	1	0	0	A ₃	A ₂	A ₁	Ao		sensing mode and reading acquired.
												A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP
												The command required CLKEN=1. Refer to Register 0x22 for detail.
		2	te									BUSY pad will output high during operation.

Com	man	d Ta	ble												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descript	ion		
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VC	OM regist	er from M	CU interface
0	1		A 7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0] = 0	00h [POR]		
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch	-0.3	48h	-1.8
												10h	-0.4	4Ch	-1.9
												14h	-0.5	50h	-2
												18h	-0.6	54h	-2.1
												1Ch	-0.7	58h	-2.2
												20h	-0.8	5Ch	-2.3
												24h	-0.9	60h	-2.4
												28h	-1	64h	-2.5
												2Ch	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
												38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for Display Option	Read R	egister for	Display (Option:
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Display Option	A[7:0]:	VCOM OT	P Selection	on
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	-		and 0x37,		
1	1		C ₇	C ₆	C 5	C ₄	C ₃	C ₂	C ₁	C ₀	_			4. 6	
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do			VCOM Re		
1	1		E7	E ₆	E ₅	E ₄	E ₃	E ₂	E1	Eo		(Comm	and 0x2C)		
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	Fo		C[7:0]~	G[7:0]: Dis	solav Mod	e
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀			and 0x37,		
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀		[5 bytes			
1	1		I 7	6	15	4	l ₃	12	l ₁	lo	-	117.01			to
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo	1		K[7:0]: Wa and 0x37,		
1	1		K ₇	K ₆	K ₅	K ₄	K ₃	K ₂	K ₁	Ko	-	[4 bytes		byte d te	byte b)
			TX/	1.0	113	1 14	113	112	IXI	110		1			
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10	Byte Use	r ID store	d in OTP:
1	1		A ₇	A ₆	A ₅	A ₄		A ₂	A ₁	200					Byte A and
1	1		B7	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	-		[10 bytes]		5. S.
-	-		6.5			-		10104	10.00		-				
1	1		C ₇		C ₅	C ₄		C ₂	C ₁						
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	-				
1	1		E ₇	E ₆	E ₅	E4	E ₃	E ₂	E1	E ₀					
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀					
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀					
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀					
1	1		I 7	l 6	I 5	4	l ₃	l 2	l ₁	lo	1				
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo	1	1			

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01]
1	1		0	0	As	A4	0	0	A1	Ao		A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
										1	L'	
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
											,	
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		[227 bytes], which contains the content of
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀]	VS[nX-LUTm], TP[nX], RP[n], SR[nXY], FR and XON[nXY]
0	1								.1]	Refer to Session 6.7 WAVEFORM
0	1		24						1.043			SETTING
											,	1
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1683 application note. BUSY pad will output high during operation.
0	0	35	0	0	4	4	0	1	0	1	CRC Status Read	CRC Status Read
0	1	35	10	A 14	1 A ₁₃	1	8653	-	A ₉		Status Read	A[15:0] is the CRC read out value
-			A15	A14	H13	A12	A11	A10	H9	A ₈		
1	1		A ₇	A6	A ₅	A ₄	A ₃	A ₂	A ₁	A	-	

		d Ta	ble					-			P	
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h] The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	27	0	0	4	4	0	4	4	4	Muite Desister for Display	Write Deviator for Display Option
0	0	37	0	0	1	1 0	0	1	1	1	Option	Write Register for Display Option A[7] Spare VCOM OTP selection
0	1		A ₇	-		100	0	ALC: NO		-		0: Default [POR]
0	1		B7 C7	B ₆ C ₆	B5 C5	B ₄ C ₄	B ₃ C ₃	B ₂ C ₂	B ₁ C ₁	B ₀	-	1: Spare
0	1	-	D7	D ₆	D5	D4	D ₃	D ₂			-	B[7:0] Display Mode for WS[7:0]
0	1		E7	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀	-	C[7:0] Display Mode for WS[15:8]
0	1		0	F ₆	0	0	F ₃	F ₂	F ₁	Fo	-	D[7:0] Display Mode for WS[23:16]
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	Go	-	0: Display Mode 1 1: Display Mode 2
0	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H	Ho	-	
0	1		I ₇	I 6	15	 4	13	12		lo		F[6]: Ping-Pong for Display Mode 2
0	1		J ₇	J ₆	J ₅	J4	J ₃	J ₂	J ₁	Jo	-	0: RAM Ping-Pong disable [POR] 1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version. Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not suppor for Display Mode 1
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0]]~J[7:0]: UserID [10 bytes]
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		Remarks: A[7:0]~J[7:0] can be stored in
0	1		C ₇	C ₆	C 5	C ₄	C ₃	C ₂	C ₁	C ₀		OTP
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	1	
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀	1	
0	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀]	
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G1	G ₀		
0	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H	Ho		
0	1		I 7	l 6	1 5	<mark> </mark> 4	l ₃	l 2	l ₁	lo		
0	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo	~	
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode
0	1		0	0	0	0	0	0	A ₁	Ao		A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage Remark: User is required to EXACTLY follow the reference code sequences

		2010/01/2017	ble	-			E.C.	PC	Pri	-	O ammand	Description	
		Hex		D6	D5	D4	D3	D2	D1	DO	Command	Description	
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control		
0	1		A ₇	A ₆	A ₅	A ₄	0	0	A ₁	Ao			[POR], set VBD as HIZ.
													ect VBD option
												A[7:6]	Select VBD as
												00	GS Transition,
												01	Defined in A[2] and A[1:0] Fix Level,
													Defined in A[5:4]
												10	VCOM
												11[POR]	HiZ
													1 112
												A [5:4] Fix L	evel Setting for VBD
												A[5:4]	VBD level
												00	VSS
												01	VSH1
												10	VSL
												11	VSH2
													ransition setting for VBD
												VBD Level S	
													; 01b: VSH1;
												10b: VSL; 1	
												A[1:0]	VBD Transition
												00	LUTO
												01	LUT1
												10	LUT2 LUT3
-													LOIS
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	Option for L	IT end
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao		Set this byte	
70			10110						2 C A A A				
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM (Option
0	1		0 0 0	0	0	0	0	0	Ao		A[0]= 0 [POF		
	1.05						67.8						M corresponding to RAM0x24
												1 : Read RA	M corresponding to RAM0x26
			2		ļ								
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address		start/end positions of the
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Start / End position		ress in the X direction by an
0	1		0	0	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	1	address unit	tor RAM
	0.			199								AIS OF VEAL	5:0], XStart, POR = 00h
													5:0], XEnd, POR = 31h
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address		start/end positions of the
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Start / End position	window add	ress in the Y direction by an
0	1		0	0	0	0	0	0	0	A ₈	_	address unit	
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	4	A[8:0]: YSA[8:0], YStart, POR = 000h
0	1		0	0	0	0	0	0	0	B ₈			8:0], YEnd, POR = 12Bh
•	0	16	0	4	0	0	0	4	4	0		Auto Mirita F	ED DAM for Dogular Dattern
	0	46	0	1	0	0	0	1	1	0			RED RAM for Regular Pattern
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	Ao	Regular Pattern	A[7:0] = 00h	[POR]

	man	d Ta	pie												
/ W #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	on		
												A[7]: The A[6:4]: Ste Step of alt to Gate	p Height,	POR= 00	
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	256
												010	32	110	300
												011	64	111	NA
												A[2:0]: Ste	ep Width, I	POR= 000	
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	256
												010	32	110	400
												011	64	111	NA
												BUSY pac operation.			ring
0	0	47	0	1	0	0	0	1	1	1	Auto Write B/W RAM for	Auto Write	B/W RAM	V for Reg	ular Pattern
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	Ao	Regular Pattern	A[7:0] = 0	0h [POR]	-	
												to Gate	ep Height, er RAM in	POR= 00 Y-direction	0 on accordin
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	256
												010	32	110	300
												011	64	111	NA
												A[2:0]: Ste Step of alt to Source A[2:0] 000 001 010 011			Width 128 256 400 NA
												Step of alt to Source A[2:0] 000 001 010	Width 8 16 32 64	A[2:0] 100 101 110 111	Width 128 256 400 NA
												Step of alt to Source A[2:0] 000 001 010 011 During op high.	Width 8 16 32 64 eration, B	A[2:0] 100 101 110 111 USY pad v	Width 128 256 400 NA will output
0	0	4E	000	10	0 A5	0 A4	1 A3	1 A2	1 A1	0 Ao	Set RAM X address	Step of alt to Source A[2:0] 000 001 010 011 During op high.	Width 8 16 32 64 eration, B	A[2:0] 100 101 110 111 USY pad w	Width 128 256 400 NA



	 _	_	_	_	-
Co	 	n d	To	hl	2
CO	па	na		DIE	3

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description			
	0											A[5:0]: 00h [POR].			
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initial settings for the RAM Y address in the address counter (AC)			
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	counter	A[8:0]: 000h [POR].			
0	1		0	0	0	0	0	0	0	A ₈	85				
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands			
												, dwore			
											,6	hole			
											1050	neholo			
											ONN ^{e50}	nehole			
											ONNESO	nehole			
											ONNESO	nehole			
											e oweso	noholo			
										0	e oweso	hore			
										0	e owes	nohor			
										0	oweso	hore			
										0	e owes	nohor			

.

OPTICAL SPECIFICATIONS 8.

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур.	Мах	Units	Notes
R	White Reflectivity	White	30	35	-	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
T update	Image update time	at 25 °C		25		sec	
Life		Topr		1000000times or 5years	\mathbf{V}	0	

Note 8-1: Luminance meter: Eye-One Pro Spectrophotometer.

Note 8-2: CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels. A dwesome

9. HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases,

which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status									
Product specification	This data sheet contains final product specifications.								
Limiting values									
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).									
Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.									
Application information									
Where application information specification.	is given, it is advisory and does not form part of the								




10. RELIABILITY TEST

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=+60°C, RH=35%, 240h Test in white pattern
3	High-Temperature Operation	T=+40°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High Temperature High Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature High Humidity Storage	T=50°C, RH=90%, 240h Test in white pattern
7	Temperature Cycle	1 cycle: [-25°C 30min]→ [+60 °C 30 min] : 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m² for 168hrs, 40 °C Test in white pattern
9	ESD Gun	Air+/-15KV; Contact +/-8KV (Test finished product shell, not display only) Air+/-8KV; Contact +/-6KV (Naked EPD display, not including IC and FPC area) Air+/-4KV; Contact +/-2KV (Naked EPD display, including IC and FPC area)

Note: Put in normal temperature for 1hour after test finished, display performance is ok.




11. REFERNCE CIRCUIT



12. TYPICAL OPERATING SEQUENCE

12.1 NORMAL OPERATION FLOW



12.2 NORMAL OPERATION REFERENCE PROGRAM

ACTION	VALUE/DATA	COMMENT
	POWER ON	
delay	10ms	
PIN CONFIG		
RESE#	low	Hardware reset
delay	200us	
RESE#	high	1
delay	200us	1
Read busy pin		Wait for busy low
Command 0x12		Software reset
Read busy pin		Wait for busy low
Command 0x01	Data 0x0F 0x01 0x0E	Set display size and driver output control
Command 0x21	Data 0x00 0x10	Clock select for Cascade mode
Command 0x0C	Data 0x8B 0x9C 0xA6 0x0F	Set Soft start control
Command 0x3C	Data 0x01	Set border
	SET VOLTAGE AND L	OAD LUT
Command 0x2C	Data 0x70	Set VCOM value
Command 0x03	Data 0x17	Gate voltage setting
Command 0x04	Data 0x41 0x00 0x32	Source voltage setting
Command 0x32	Write 224bytes LUT	Load LUT
	LOAD IMAGE AND U	JPDATE
Command 0x11	Data 0x05	Master Chip:Date entry mode setting
Command 0x44	Data 0x00 0x31	Master Chip:Set BW Ram X address
Command 0x45	Data 0x0F 0x01 0x00 0x00	Master Chip:Set BW Ram Y address
Command 0x4E	Data 0x00	Master Chip:Set Ram X address counter
Command 0x4F	Data 0x0F 0x01	Master Chip:Set Ram Y address counter
Command 0x24	13600bytes	Master Chip:Load image(BW)
Command 0x4E	Data 0x00	Master Chip:Set Ram X address counter
Command 0x4F	Data 0x0F 0x01	Master Chip:Set Ram Y address counter
Command 0x26	13600bytes	Master Chip:Load image(R)
Command 0x91	Data 0x04	Slave Chip:Date entry mode setting
Command 0xC4	Data 0x31 0x00	Slave Chip:Set BW Ram X address
Command 0xC5	Data 0x0F 0x01 0x00 0x00	Slave Chip:Set BW Ram Y address
Command 0xCE	Data 0x31	Slave Chip:Set Ram X address counter
Command 0xCF	Data 0x0F 0x01	Slave Chip:Set Ram Y address counter
Command 0xA4	13600bytes	Slave Chip:Load image(BW)
Command 0xCE	Data 0x31	Slave Chip:Set Ram X address counter
Command 0xCF	Data 0x0F 0x01	Slave Chip:Set Ram Y address counter
Command 0xA6	13600bytes	Slave Chip:Load image(R)
Command 0x22	Data 0XC7	Image update
Command 0x20		
Read busy pin		
Command 0x10	Data 0X01	Enter deep sleep mode
	POWER OFF	

13. INSPECTION METHOD AND CONDITION

13.1 INSPECTION CONDITION

Item	Condition
Illuminance	800~1500LUX
Temperature	22°C±3°C
Humidity	55±10%RH
Distance	≥30cm
Angle	Vertical fore and aft 45
Inspection Method	By eyes
	上线 0° — EPL

13.2 ZONE DEFINITION

- A Zone: Active area
- B Zone: Border zone
- C Zone: From B zone edge to panel edge



TFT



13.3 GENERAL INSPECTION STANDARDS FOR PRODUCTS

13.3.1 APPEARANCE INSPECTION STANDARD

-201

Inspection item	Figure	A zone inspection standard	B/C zone	Inspection method	MAJ/ MIN
Spot defects such as dot, foreign matter, air bubble, and dent etc.	Diameter D=(L+W)/2 (L-length, W-width) Measuring method shown in the figure below D=(L+W)/2 D=(L+W)/2 The distance between the two spots should not be less than 10mm	$\begin{array}{l} \text{7.5"-13.3"Module (Not include} \\ \text{7.5")}: \\ D > 1 \text{mm} N = 0 0.5 < D \le 0.8 \\ N \le 4 \qquad D \le 0.5 \\ \text{Ignore} 0.8 < D \le 1 \qquad N \le 2 \\ \text{4.2"-7.5"Module (Not include 4.2")}: \\ D > 0.5 \ \text{N} = 0 0.4 < D \le 0.5 \\ \text{N} \le 2 \qquad D \le 0.25 \\ \text{Ignore} 0.25 < D \le 0.4 \qquad \text{N} \le 4 \\ \text{Module below 4.2":} \\ D > 0.5 \qquad \text{N} = 0 0.4 < D \le 0.5 \\ \text{N} \le 1 \\ D \le 0.25 \text{Ignore} 0.25 < D \le 0.4 \\ \text{N} \le 4 \\ 0.1 \text{mm} < D \le 0.25 \qquad N \le 3/\text{cm}^2 \\ \end{array}$	Foreign matter D≤1mm Pass	Check by eyes Film gauge	MIN

Insp	ection item	Figure		A zone inspection standard	B/C zone	Inspection method	MA J/ MI N
Line defects	Line defects such as scratch, hair etc.	L-Length, W-Width, (W/L) < 1/4 Judged by line, $(W/L) \ge 1/4$ Judged by dot	The distance between the two lines should not be less than 5mm	 7.5"-13.3"Module (Not include 7.5"): L>10mm,N=0 W>0.8mm, N=0 5mm≤L≤10mm, 0.5mm≤W≤0.8mm N≤2 L≤5mm, W≤0.5mm Ignore 4.2"-7.5"Module (Not include 4.2"): L>8mm,N=0 W>0.2mm, N=0 2mm≤L≤8mm, 0.1mm≤W≤0.2mm N≤4 L≤2mm, W≤0.1mm Ignore Module below 4.2": L>5mm,N=0 W>0.2mm, N=0 2mm≤L≤5mm, 0.1mm≤W≤0.2mm N≤4 L≤2mm, W≤0.1mm Ignore 	Ignore	Check by eyes Film gauge	MIN

Inspect	ion item	Figure	Inspection standard	Inspection method	MA J/ MIN
Panel chipping and crack defects	TFT panel chipping	X the length, Y the width, Z the chipping height, T the thickness of the panel		Check by eyes, Film gauge	MIN
	Crack	玻璃殺紋	Crack at any zone of glass, Not allowed	Check by eyes、 Film gauge	MIN
	Burr edge	*	No exceed the positive and negative deviation of the outline dimensions X+Y≤0.2mm Allowed	Calliper	MIN
	Curl of panel	H Curl height	Curl height H≤Total panel length 1% Allowed	Check by eyes	MIN



Inspection item		Figure	Inspection standard	Inspecti on method	MAJ / MIN
PS defect	Water proof film		 Waterproof film damage, wrinkled, open edge, not allowed Exceeding the edge of module(according to the lamination drawing) Not allowed Edge warped exceeds height of technical file, not allowed 	Check by eyes	MIN
RTV defect	Adhesive effect		 Adhesive height exceeds the display surface, not allowed 1.Overflow, exceeds the panel side edge, affecting the size, not allowed 2.No adhesive at panel edge≤1mm, mo exposure of wiring, allowed 3. No adhesive at edge and corner1*1mm, no exposure of wiring, allowed Protection adhesive, coverage width within W≤1.5mm, no 		MIN
	Adhesive re-fill		break of adhesive, allowed Dispensing is uniform, without obvious concave and breaking, bubbling and swell, not higher than the upper surface of the PS, and the diameter of the adhesive re-filling is not more than 8mm, allowed	Check by eyes	MIN
EC defect	Adhesive bubble	TPT边缘 防水胶涂布区 封边胶边缘 防水胶涂布区 。 Border外缘 (PPL边缘)	 Effective edge sealing area of hot melt products ≥1/2 edge sealing area; Bubble a+b≥1/2 effective width, N≤3, spacing≥5mm, allowed No exposure of wiring, allowed 	Check by eyes	MIN
			~ <u>6</u> 0`		

Inspection item		Figure	Inspection standard	Inspection method	MAJ/ MIN
EC defect	Adhesive effect		 Overflow, exceeds the panel side edge, affecting the size, not allowed No adhesive at panel edge≤1mm, mo exposure of wiring, allowed No adhesive at edge and corner 1*1mm, no exposure of wiring, allowed Adhesive height exceeds the display surface, not allowed 	Visual, caliper	MIN
Silver dot adhesive defect	Silver dot adhesive		 Single silver dot dispensing amount ≥1mm, allowed One of the double silver dot dispensing amount is ≥1mm and the other has adhesive (no reference to 1mm) Allowed 	Visual	MIN
			Silver dot dispensing residue on the panel ≤ 0.2 mm, allowed	Film gauge	MIN
FPC defect	FPC wiring		FPC, TCP damage / gold finger peroxidation, adhesive residue, not allowed	Visual	MIJ
	FPC golden finger		The height of burr edge of TCP punching surface \geq 0.4mm, not allowed	Caliper	MIN
	FPC damage/cr ease		Damage and breaking, not allowed Crease does not affect the electrical performance display, allowed	Check by eyes	MIN



Inspection item		Figure	Inspection standard	Inspection method	MAJ/ MIN
Protective	Protective	Scratch and crease on the surface but no affe	ct to protection function, allowed	Check by eyes	MIN
film defect	film	Adhesive at edge L≤5mm, W≤0.5mm, N=	2, no entering into viewing area	Check by eyes	MIN
Stain defect	Stain	If stain can be normally wiped clean by > 99	% alcohol, allowed	Visual	MIN
Pull tab defect	Pull tab	The position and direction meet the document requirements, and ensure that the protective film can be pulled off.		Check by eyes/ Manual pulling	MIN
Shading tape defect	Shading tape	Tilt≤10°, flat without warping, completely covering the IC.		Check by eyes/ Film gauge	MIN
Stiffener	Stiffener	Flat without warping, Exceeding the left and right edges of the FPC is not allowed. Left and right can be less than 0.5mm from FPC edge		Check by eyes	MIN
Label	bel Label/ Spraying code The content meets the requirements of the work sheet. The attaching position meets the requirements of the technical documents.		Check by eyes	MIN	
			wesome ne		
		hore	owesome nor		

38



14. PACKAGING

CUSTOMER'S APPROVED:	DATE: 2022.0	05.12	PAGE:	1/1	
PRODUCT PART NO.:YMS272792-0579AAB-R PACKING TYPE: BY PET TRAY(TPET272792-0579A)					
PACKLING ORDER:					
1) Putting 8 pcs Modules on each PET tray.And cover a dedicated EPE film.2) Putting 13 pcs F together with 1 emp 	ty tray on the ert in the ESD	3) adl	the tray togethe nesive tape	er with	
			1		
	ESD bag		(De	<u>م</u>	
4) Putting into one outcarton	5) Packing fir	nished			
	\diamond				
]		
Note:8 pcs in a tray, 13 trays in a out carton, so $8x(14-1)=104$ pcs/Outcarton					
Dimension (Out carton): 394*344*138mm					
NO. YMS272792-0579AAB-R Ver. 1 Drw:	Chk:		Apv:		