

5.79inch e-Paper (G)

User Manual



Revision History

Version	Content	Date	Page
1.0	New creation	2024/7/10	All



Contents

1. OVERVIEW	1
2. FEATURES	2
3. MECHANICAL SPECIFICATION	3
4. MECHANICAL DRAWING OF EPD MODULE	4
5. INPUT/OUTPUT PIN ASSIGNMENT	5
6. ELECTRICAL CHARACTERISTICS	7
6.1 Absolute Maximum Rating	7
6.2 DC Characteristics	8
6.3 AC Characteristics	9
7. COMMAND TABLE	12
8. OPTICAL SPECIFICATIONS	25
9. HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS	26
10. RELIABILITY TEST	27
11. REFERENCE CIRCUIT	28
12. TYPICAL APPLICATION CIRCUIT	29
13. INITIALIZATION PROCEDURE	30
14. INSPECTION METHOD AND CONDITION	30
14.1 Inspection Condition	30
14.2 Zone Definition	30
14.3 General Inspection Standards for Products	31
15. PACKAGING	34

1. OVERVIEW

5.79 inch e-Paper (G) is a reflective electrophoretic technology display module on an active matrix TFT substrate. The panel is capable of displaying black, white, yellow and red images depending on the associated lookup table used. The circuitry on the panel includes an integrated gate and source driver, timing controller, oscillator, DC-DC boost circuit, and memory to store the frame buffer and lookup tables, and additional circuitry to control VCOM and BORDER settings.



2. FEATURES

- ✧ Highlight Red and Yellow color
- ✧ High contrast
- ✧ High reflectance
- ✧ Ultra wide viewing angle
- ✧ Ultra low power consumption
- ✧ Pure reflective mode
- ✧ Bi-stable display
- ✧ Antiglare hard-coated front-surface
- ✧ Low current deep sleep mode
- ✧ On chip display RAM
- ✧ Waveform stored in On-chip OTP
- ✧ Serial peripheral interface available
- ✧ On-chip oscillator
- ✧ On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ✧ I2C signal master interface to read external temperature sensor
- ✧ Available in COG package

3. MECHANICAL SPECIFICATION

Parameter	Specification	Unit	Remark
Screen Size	5.79	Inch	
Display Resolution	272(H) x 792(V)	Pixel	DPI:144
Active Area	47.74 x 139.00	mm	
Pixel Pitch	0.1755 x 0.1755	mm	
Pixel Configuration	Rectangle		
Outline Dimension	56.94 (H) × 150.92(V) × 1.0(D)	mm	
Weight	15.7±0.5	g	



4. MECHANICAL DRAWING OF EPD MODULE

PAGE: 1 / 1

DATE:

CUSTOMER'S APPROVED:

PIN NO.	Symbol
1	NC
2	GDR
3	RESE
4	NC
5	VSH2
6	TSCL
7	TSDA
8	BS1
9	BUSY
10	RES#
11	D/C#
12	CS#
13	SCL
14	SDA
15	VDDIO
16	VCI
17	VSS
18	VDD
19	VPP
20	VSH1
21	VGH
22	VSL
23	VGL
24	VCOM

1	Display mode	EPD,B/W/R/Y
2	Resolution ratio	5.79", 272*792
3	Operating Voltage:	VCI=3.0V
4	Operating Temp:	0°C~40°C
5	Storage Temp:	-25°C~70°C
6	controller/driver:	HX8717*2
7	Unspecified tolerance:	±0.2
8	Customer No.:	
9	Dimensions with mark "*" are important	
10	RoHS compliant	

NO.	REVISION RECORD	NAME	DATE	WAVESHARE	
3				No.YMS272792-0579AHH-E5 Ver.1	
2				Unit:mm	Drw
1	Initial version.	JWX	2023/11/22		Chk
					Apv

5. INPUT/OUTPUT PIN ASSIGNMENT

NO.	Name	I/O	Description	Remark
1	NC		Do not connect with other NPC pins	Keep Open
2	GDR	O	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	C	Positive Source driving voltage(Red)	
6	TSCL	O	I2C Interface to digital temperature sensor Clock pin External pull up resistor is required when connecting to I2C slave. When not in use: Open	
7	TSDA	I/O	I2C Interface to digital temperature sensor Data pin External pull up resistor is required when connecting to I2C slave. When not in use: Open	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	O	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input, Active Low	Note 5-3
11	D/C#	I	Data/Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power supply for interface logic pins. It should be connected with VCI.	
16	VCI	P	Power supply for the chip	
17	VSS	P	Ground	
18	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS.	
19	VPP	P	FOR TEST	
20	VSH1	C	Positive Source driving voltage	
21	VGH	C	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	C	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C =Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU

communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode.

When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when
 -Outputting display waveform-Communicating with digital temperature sensor.

Note 5-5: Bus interface selection pin.

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
H	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. ELECTRICAL CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATING


Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.3 to +5.0	V
Logic Input voltage	VIN	-0.3 to VCI +0.3	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +40	°C
Storage Temp range	TSTG	-25 to+70	°C
Optimal Storage Temp	TSTGo	23±2	°C
Optimal Storage Humidity	HSTGo	55±10	%RH

Note: If ICs are stressed beyond those listed above “absolute maximum ratings”, they may be permanently destroyed. These are stress ratings only, and functional operation of the device at these or any other condition beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

6.2 DC CHARACTERISTICS

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Single ground	V _{SS}	-		-	0	-	V
IO supply voltage	V _{CI}	-	V _{CI}	2.3	3.3	3.6	V
Supply voltage	V _{DD}		V _{DD}	2.3	3.3	3.6	V
High level input voltage	V _{IH}	-	-	0.8V _{CI}	-	V _{CI}	V
Low level input voltage	V _{IL}	-	-	0	-	0.2V _{CI}	V
High level output voltage	V _{OH}	I _{OH} = 400uA	-	0.8V _{CI}	-	V _{CI}	V
Low level output voltage	V _{OL}	I _{OL} = -400uA	-	0	-	0.2V _{CI}	V
Typical power	P _{TYP}	V _{CI} = 3.0V	-	-	41.4	-	mW
Deep sleep mode	P _{STPY}	V _{CI} = 3.0V	-	-	0.003	-	mW
Typical operating current	I _{opr_VCI}	V _{CI} = 3.0V	-	-	13.8	-	mA
Image update time	-	25 °C	-	-	26	-	sec
Sleep mode current	I _{slp_VCI}		-	-	30	40	uA
Deep sleep mode current	I _{dslp_VCI}		-	-	1	5	uA

Notes: 1. The typical power is measured with following transition from horizontal 4 scale pattern to vertical 4 scale pattern.



2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.

3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Waveshare.

3. Electrical measurement: Multimeter


6.3 AC CHARACTERISTICS

6.3.1 DISPLAY AC CHARACTERISTICS


Parameter	Symbol	Condition	Spec.			Unit
			Min.	Typ.	Max.	
OSC	F _{OSC}	IC Internal OSC	1.98	2	2.02	MHz
Frame Rate	F _{VSYNC}	Default frame rate (400*300)	49.5	50	50.5	Hz

6.3.2 3-WIRE AC CHARACTERISTICS

Parameter	Symbol	Condition	Spec.			Unit
			Min.	Typ.	Max.	
CSB	T _{CSS}	Chip select setup time	60	-	-	ns
	T _{CSH}	Chip select hold time	65	-	-	ns
	T _{SCC}	Chip select setup time	60	-	-	ns
	T _{CHW}	Chip select setup time	40	-	-	ns
SCL	T _{SCYCW}	Serial clock cycle (Write)	100	-	-	ns
	T _{SHW}	SCL "H" pulse width (Write)	35	-	-	ns
	T _{SLW}	SCL "L" pulse width (Write)	35	-	-	ns
	T _{SCYCR}	Serial clock cycle (Read)	150	-	-	ns
	T _{SHR}	SCL "H" pulse width (Read)	60	-	-	ns
	T _{SLR}	SCL "L" pulse width (Read)	60	-	-	ns
SDA (D _{IN})	T _{SDS}	Data setup time	30	-	-	ns
	T _{SDH}	Data hold time	30	-	-	ns
SDA (D _{OUT})	T _{ACC}	Access time	-	-	10	ns
	T _{OH}	Output disable time	15	-	-	ns




3-wire serial internal characteristics (write mode)




3-wire serial internal characteristics (read mode)

6.3.3 4-WIRE AC CHARACTERISTICS


Parameter	Symbol	Condition	Spec.			Unit
			Min.	Typ.	Max.	
CSB	T_{CSS}	Chip select setup time	60	-	-	ns
	T_{CSH}	Chip select hold time	65	-	-	ns
	T_{SCC}	Chip select setup time	60	-	-	ns
	T_{CHW}	Chip select setup time	40	-	-	ns
SCL	T_{SCYCW}	Serial clock cycle (Write)	100	-	-	ns
	T_{SHW}	SCL "H" pulse width (Write)	35	-	-	ns
	T_{SLW}	SCL "L" pulse width (Write)	35	-	-	ns
	T_{SCYCR}	Serial clock cycle (Read)	150	-	-	ns
	T_{SHR}	SCL "H" pulse width (Read)	60	-	-	ns
	T_{SLR}	SCL "L" pulse width (Read)	60	-	-	ns
DC	T_{DCS}	DC setup time	30	-	-	ns
	T_{DCH}	DC hold time	30	-	-	ns
SDA (D _{IN})	T_{SDS}	Data setup time	30	-	-	ns
	T_{SDH}	Data hold time	30	-	-	ns
SDA (D _{OUT})	T_{ACC}	Access time	-	-	50	ns
	T_{OH}	Output disable time	15	-	-	ns



4-wire serial internal characteristics (Write mode)



4-wire serial internal characteristics (Read mode)



7. COMMAND TABLE

W/R: W: Write Cycle / R: Read Cycle

C/D: C: Command / D: Data

D[7:0]: -: Don't Care / #: Valid Data

Addr. ⁽¹⁾	Command ⁽²⁾	W/R ⁽³⁾	C/D	D[7:0] ⁽⁴⁾								Registers	Default	
00h	Panel setting register (PSR)	W	C	0	0	0	0	0	0	0	0	-	00h	
		W	D	#	#	#	-	#	#	#	#	RES[1:0], PST_mode, UD, SHL, SHD_N, RST_N	0Fh	
		W	D	#	0	#	#	#	#	#	#	LUT_EN, FOPT, VCMZ, TS_AUTO, TIEG, NORG, VC_LUTZ	09h	
01h	Power setting register (PWR)	W	C	0	0	0	0	0	0	0	1	-	01h	
		W	D	-	-	-	-	-	#	#	#	VSC_EN, VS_EN, VG_EN	0Fh	
		W	D	-	-	-	-	-	-	#	#	VGPN [1:0]	00h	
		W	D	-	#	#	#	#	#	#	#	(Power Mode0) VSPL [6:0]	00h	
		W	D	-	#	#	#	#	#	#	#	(Power Mode1) VSPH [6:0]	00h	
		W	D	-	#	#	#	#	#	#	#	(Power Mode1) VSN [6:0]	00h	
02h	Power off (POF)	W	C	0	0	0	0	0	0	1	0	-	02h	
		W	D	-	-	-	-	-	-	-	#	EDSE	00h	
03h	Power on/off sequence setting (POFS)	W	C	0	0	0	0	0	0	1	1	-	03h	
		W	D	-	-	#	#	-	-	#	#	T_VDPG_OFF[1:0], T_VDS_OFF[1:0]	00h	
		W	D	#	#	#	#	#	#	#	#	VGH_LEN[3:0], VGH_EXT[3:0]	54h	
04h	Power on (PON)	W	D	#	#	#	#	#	#	#	#	XON_DLY[3:0], XON_LEN[3:0]	44h	
		W	C	0	0	0	0	0	0	1	0	-	04h	
06h	booster soft start (BTST)	W	C	0	0	0	0	0	1	1	0	-	06h	
		W	D	#	#	#	#	#	#	#	#	BT_PHA[7:0]	17h	
		W	D	#	#	#	#	#	#	#	#	BT_PHB[7:0]	17h	
		W	D	-	-	#	#	#	#	#	#	BT_PHC[5:0]	17h	
07h	Deep sleep (DSLSP)	W	C	0	0	0	0	0	1	1	1	-	07h	
		W	D	1	0	1	0	0	1	0	1	Check code	00h	
10h	Display start transmission (DTM)	W	C	0	0	0	1	0	0	0	0	Pixel data	10h	
		W	D	#	#	#	#	#	#	#	#	Pixel1, Pixel2, Pixel3, Pixel4	00h	
		W	D	-	:	:	:	-	:	:	:	:	:	00h
		W	D	#	#	#	#	#	#	#	#	#	Pixel(n-3), Pixel(n-2), Pixel(n-1), Pixel(n)	00h
11h	Data stop (DSP)	W	C	0	0	0	1	0	0	0	1	-	11h	
		R	D	#	-	-	-	-	-	-	-	Data flag	00h	
12h	Display refresh (DRF)	W	C	0	0	0	1	0	0	1	0	-	12h	
		W	D	-	-	-	-	-	-	-	#	AC/DC VCOM	00h	
17h	Auto sequence (AUTO)	W	C	0	0	0	1	0	1	1	1	-	17h	
		W	D	1	0	1	0	0	1	0	1	Check code	00h	
30h	PLL control (PLL)	W	C	0	0	1	1	0	0	0	0	-	30h	
		W	D	-	-	-	-	#	#	#	#	Dyna, FR[2:0]	02h	
40h	Temperature sensor command (TSC)	W	C	0	1	0	0	0	0	0	0	-	40h	
		R	D	#	#	#	#	#	#	#	#	D[10:3] / TS[7:0]	00h	
		R	D	#	#	#	-	-	-	-	-	D[2:0]	00h	
41h	Temperature sensor enable (TSE)	W	C	0	1	0	0	0	0	0	1	-	41h	
		W	D	#	-	-	-	#	#	#	#	TSE, TO[3:0]	00h	
50h	VCOM and data interval setting (CDI)	W	C	0	1	0	1	0	0	0	0	-	50h	
		W	D	#	#	#	#	#	#	#	#	VBD[2:0], DDX, CDI[3:0]	97h	
51h	Lower power detection (LPD)	W	C	0	1	0	1	0	0	0	1	-	51h	
		R	D	-	-	-	-	-	-	-	#	LPD	01h	

Reg ⁽¹⁾	Command ⁽²⁾	W/R ⁽³⁾	C/D	D[7:0] ⁽⁴⁾								Registers	Default	
61h	Resolution setting (TRES)	W	C	0	1	1	0	0	0	0	1	-	61h	
		W	D	-	-	-	-	-	-	#	#	VRES[9:8]	00h	
		W	D	#	#	#	#	#	#	#	#	VRES[7:0]	00h	
		W	D	-	-	-	-	-	-	#	#	VRES[9:8]	00h	
		W	D	#	#	#	#	#	#	#	#	VRES[7:0]	00h	
70h	Chip revision (REV)	W	C	0	1	1	1	0	0	0	0	-	70h	
		R	D	0	0	0	0	0	1	1	0	REV	06h	
		R	D	#	#	#	#	#	#	#	#	REV1[7:0]	05h	
		R	D	#	#	#	#	#	#	#	#	REV2[7:0]	01h	
80h	Auto measurement VCOM (AMV)	W	C	1	0	0	0	0	0	0	0	-	80h	
		W	D	#	#	#	#	#	#	#	#	P[1:0], AMVT[1:0], AMVX, AMVS, AMV, AMVE	00h	
		W	D	#	#	#	#	#	#	#	#	AMVP2	-	
81h	VCOM value (VV)	W	C	1	0	0	0	0	0	0	1	-	81h	
		R	D	-	#	#	#	#	#	#	#	VV[6:0]	00h	
82h	VCOMDC setting (VDCS)	W	C	1	0	0	0	0	0	1	0	-	82h	
		W	D	#	#	#	#	#	#	#	#	OTP_VCM_VDCS[6:0]	00h	
83h	Partial window (PTLW)	W	C	1	0	0	0	0	0	1	1	-	83h	
		W	D	-	-	-	-	-	-	-	#	HRST[9:8]	00h	
		W	D	#	#	#	#	#	#	0	0	HRST[7:0]	00h	
		W	D	-	-	-	-	-	-	-	#	HRED[9:8]	00h	
		W	D	#	#	#	#	#	#	1	1	HRED[7:0]	03h	
		W	D	-	-	-	-	-	-	-	#	VRST[9:8]	00h	
		W	D	#	#	#	#	#	#	#	#	VRST[7:0]	00h	
		W	D	-	-	-	-	-	-	-	#	VRED[9:8]	00h	
		W	D	#	#	#	#	#	#	#	#	VRED[7:0]	00h	
90h	Program mode (PGM)	W	C	1	0	0	1	0	0	0	0	-	90h	
		W	D	-	-	-	-	-	-	-	-	-	-	
91h	Active program (APG)	W	C	1	0	0	1	0	0	0	1	-	91h	
92h	Read OTP data (ROTP)	W	C	1	0	0	1	0	0	1	0	-	92h	
		R	D	-	-	-	-	-	-	-	-	Dummy	00h	
		R	D	#	#	#	#	#	#	#	#	OTP data of address 0	00h	
		R	D	:	:	:	:	:	:	:	:	:	:	00h
		R	D	#	#	#	#	#	#	#	#	OTP data of address n	00h	
E3h	Power saving (PWS)	W	C	1	1	1	0	0	0	1	1	-	E3h	
		W	D	#	#	#	#	#	#	#	#	VCOM_W[3:0], SD_W[3:0]	00h	
E4h	LVD voltage select (LVSEL)	W	C	1	1	1	0	0	1	0	0	-	E4h	
		W	D	-	-	-	-	-	-	#	#	LVD_SEL[1:0]	03h	

- Note:** (1) All other register addresses are invalid or reserved by Himax and should not be used.
 (2) Commands are processed on the 'stop' condition of the interface.
 (3) Registers marked 'W/R' can be read, but the contents are written when the SPI command completes – so the contents can be read and altered. The user can subsequently write the register to restore the contents following an SPI read.
 (4) Any bits shown here as 0 must be written with a 0. All unused bits should also be set to zero. Device malfunction may occur if this is not done.

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PSR	W	C	0	0	0	0	0	0	0	0	00h
1 st parameter	W	D	RES [1:0]	PST_mode	-	UD	SHL	SHD_N	RST_N		0Fh
2 nd parameter	W	D	LUT_EN	-	FOPT	VCMZ	TS_AUTO	TIEG	NORG	VC_LUT_Z	09h
Description	1st parameter:										
	RES[1:0]			Bit[7:6]:Resolution setting						Note	
	00			Display resolution is 400x300						Default	
	01			Display resolution is 300x300						-	
	10			Display resolution is 256x256						-	
	11			Display resolution is 128x128						-	
	PST_mode			Bit[5]:Power switching operation mode						Note	
	0			Power switching time in the period of frame scanning						Default	
	1			Power switching time in the external period before frame scanning						-	
	UD			Bit[3]: UD select						Note	
	0			Scan down, first line=G[n-1] → ... → G1 → Last line=G0						-	
	1			Scan up, first line=G[0] → G1 → ... → Last line=G[n-1]						Default	
	SHL			Bit[2]: SHL select						Note	
	0			Shift left, first data= S[n-1] → ... → S1 → Last data=S0						-	
	1			Shift right, first data=S0 → S1 → ... → Last data=S[n-1]						Default	
	SHD_N			Bit[1]: Shutdown						Note	
	0			Booster OFF, register data are kept, and Source/Border/VCOM are kept 0V or floating						-	
	1			Booster ON						Default	
	RST_N			Bit[0]: Reset						Note	
	0			Booster OFF. Register data are set to their default values, and Source/Border/VCOM: 0V						-	
	1			NO effect						Default	
	2nd parameter:										
	LUT_EN			Bit[7]: LUT enable						Note	
	0			LUT from OTP						Default	
	1			LUT from register						-	
	FOPT			Bit[5]: FOPT select						Note	
	0			Scan 1 frame after waveform finished						Default	
	1			No Scan after waveform finished, and switch the source channel output to Hi-Z						-	
VCMZ			Bit[4]: VCOM Hi-Z						Note		
0			NO effect						Default		
1			VCOM is always floating						-		
TS_AUTO			Bit[3]: Temperature Auto						Note		
0			NO effect						-		
1			After system reset, Temperature Sensor will be activated automatically one time						Default		
TIEG			Bit[2]: Tie to GND select						Note		
0			NO effect						Default		
1			After power off booster, VGL will be tied to GND						-		
NORG			Bit[1]:NORG function						Note		
0			NO effect						Default		
1			After refreshing display, VCOM is tied to GND before power off						-		
VC_LUTZ			Bit[0]: VCOM Hi-Z after DRF						Note		
0			NO effect						-		
1			After refreshing display, the output of VCOM is set to floating automatically						Default		
Priority of VCOM setting: VCMZ > NORG > FOPT > VC_LUTZ. FOPT setting is part of refreshing display.											
A. Non-select gate line keeps at VGL for DSP/DRF and AMV. B. Inactive source line follows LUTC for DSP/DRF. C. When SHD_N become low, Booster will turn off. Register and SRAM data will keep until VDD off. SD output and VCOM will base on previous condition. It may have two conditions: 0V or floating. D. When RST_N become low, driver will reset. All register will reset to default value. Driver all function will disable. Source/Gate/Border/VCOM will be released to floating.											

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWR	W	C	0	0	0	0	0	0	0	1	01h
1 st parameter	W	D	-	-	-	-	-	VSC_EN	VS_EN	VG_EN	0Fh
2 nd parameter	W	D	-	-	-	-	-	-	-	VGPN [1:0]	00h
3 rd parameter	W	D	-	-	-	-	-	-	-	(Power Mode0) VSPL [6:0]	00h
4 th parameter	W	D	-	-	-	-	-	-	-	(Power Mode1) VSPH [6:0]	00h
5 th parameter	W	D	-	-	-	-	-	-	-	(Power Mode1) VSN [6:0]	00h
6 th parameter	W	D	-	-	-	-	-	-	-	(Power Mode1) VSPL [6:0]	00h
Description	The command define as follows:										
	1 st parameter:										
	VSC_EN			Bit[2]:Source LV power selection						Note	
	0			External source LV power from VSPL pins						-	
	1			Internal DC/DC function for generate VSPL						Default	
	VS_EN			Bit[1]:Source power selection						Note	
	0			External source power from VSPH/ VSN pins						-	
	1			Internal DC/DC function for generate VSPH/ VSN						Default	
	VG_EN			Bit[1]:Gate power selection						Note	
	0			External gate power from VGH/VGL pins						-	
	1			Internal DCDC function for generate VGH/VGL						Default	
	2 nd parameter:										
	VGPN [1:0]			Bit[1:0]:VGPN voltage⁽¹⁾ level						Note	
	00			VGH=20V, VGL= -20V						Default	
	01			VGH=17V, VGL= -17V						-	
10			VGH=15V, VGL= -15V						-		
11			VGH=10V, VGL= -10V						-		
Notes: (1) If VGPN voltage is set to ±17V, ±15V, ±10V, IC will auto correct source voltage as follows.											
A. VGH-VSPH/VSPH ≥ 2V.											
B. VGL-VSN ≥ -2V.											
For example:											
Voltage		Symbol	Voltage setting	Real voltage							
		VGH	+10V	+10V							
		VGL	-10V	-10V							
		VSPH	+15V	+8V							
		VSN	-15V	-8V							
		VSPH	+5V	+5V							
		VCOMH	+15V+(-2V)	+8V+(-2V)							
		VCOML	-15V+(-2V)	-8V+(-2V)							
VCOMDC	-2V	-2V									
Power mode 0:											
VSPH = 15V (0x78)											
VSN = -15V (0x78)											
3 rd Parameter: Internal VSPL power selection (Default value: 0000000)(3V~15V)											
Power mode 1:											
4 th & 6 th Parameter: Internal VSPH/VSPH power selection (Default value: 0000000) (3V~15V)											
5 th Parameter: Internal VSN power selection (Default value: 0000000) (-3V~-15V)											
Bit[6:0]	Internal VSPH/VSPH Power	Internal VSN Power	Bit[6:0]	Internal VSPH/VSPH Power	Internal VSN Power						
0000000	3 V	-3 V	0110010	8.0 V	-8.0 V						
0000001	3.1 V	-3.1 V	:	:	:						
0000010	3.2 V	-3.2 V	0111100	9.0 V	-9.0 V						
0000011	3.3 V	-3.3 V	:	:	:						
0000100	3.4 V	-3.4 V	1000110	10.0 V	-10.0 V						
0000101	3.5 V	-3.5 V	:	:	:						
0000110	3.6 V	-3.6 V	1010000	11.0 V	-11.0 V						
0000111	3.7 V	-3.7 V	:	:	:						
0001000	3.8 V	-3.8 V	1011010	12.0 V	-12.0 V						
0001001	3.9 V	-3.9 V	:	:	:						
0001010	4.0 V	-4.0 V	1100100	13.0 V	-13.0 V						
0001011	4.1 V	-4.1 V	:	:	:						
0001100	4.2 V	-4.2 V	1101110	14.0 V	-14.0 V						
0001101	4.3 V	-4.3 V	:	:	:						
0001110	4.4 V	-4.4 V	1111000	15.0 V	-15.0 V						
0001111	4.5 V	-4.5 V	-	-	-						
0010000	4.6 V	-4.6 V	-	-	-						
:	:	:	-	-	-						
0010100	5.0 V	-5.0 V	-	-	-						
:	:	:	-	-	-						
0011110	6.0 V	-6.0 V	-	-	-						
:	:	:	-	-	-						
0101000	7.0 V	-7.0 V	-	-	-						
:	:	:	-	-	-						

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
POF	W	C	0	0	0	0	0	0	1	0	02h									
1 st parameter	W	D	-	-	-	-	-	-	-	EDSE	00h									
Description	<p>The command define as follows: After the power off command, the driver will power off based on power off sequence. After the power off command, BUSY_N signal will become '0'. This command will turn off charge pump, T-con, source driver, gate driver, VCOM, and temperature sensor, but register data will be kept until VDD turned off. SD output and VCOM will base on previous condition. It may have two conditions:0V or floating</p> <table border="1"> <thead> <tr> <th>EDSE</th> <th>Bit[0]:EPD Discharge Trigger</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable EPD discharge</td> <td>Default</td> </tr> <tr> <td>1</td> <td>Enable EPD discharge</td> <td>-</td> </tr> </tbody> </table>											EDSE	Bit[0]:EPD Discharge Trigger	Note	0	Disable EPD discharge	Default	1	Enable EPD discharge	-
EDSE	Bit[0]:EPD Discharge Trigger	Note																		
0	Disable EPD discharge	Default																		
1	Enable EPD discharge	-																		

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																																																																		
POFS	W	C	0	0	0	0	0	0	1	1	03h																																																																																																																																																		
1 st parameter	W	D	-	-	T_VDPG_OFF[1:0]			-	T_VDS_OFF[1:0]		00h																																																																																																																																																		
2 nd parameter	W	D	VGH_LEN[3:0]			VGH_EXT[3:0]						54h																																																																																																																																																	
3 rd parameter	W	D	XON_DLY[3:0]			XON_LEN[3:0]						44h																																																																																																																																																	
Description	<p>The 2nd ~3rd parameters are only for EPD discharge function. (EDSE) 1st parameter and 2nd ~3rd parameter would not happen at the same time.</p> <p>1st parameter:</p> <table border="1"> <thead> <tr> <th>T_VDPG_OFF[1:0]</th> <th>Bit[5:4]:Power off sequence of VGH and VGL</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>20ms</td> <td>Default</td> </tr> <tr> <td>01</td> <td>40ms</td> <td>-</td> </tr> <tr> <td>10</td> <td>60ms</td> <td>-</td> </tr> <tr> <td>11</td> <td>80ms</td> <td>-</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>T_VDS_OFF[1:0]</th> <th>Bit[1:0]:Power off sequence of VSPH/ VSPL and VSN</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>20ms</td> <td>Default</td> </tr> <tr> <td>01</td> <td>40ms</td> <td>-</td> </tr> <tr> <td>10</td> <td>60ms</td> <td>-</td> </tr> <tr> <td>11</td> <td>80ms</td> <td>-</td> </tr> </tbody> </table> <p>2nd parameter:</p> <table border="1"> <thead> <tr> <th>VGH_LEN[3:0]</th> <th>Bit[7:4]:VGH power on time</th> <th>VGH_EXT[3:0]</th> <th>Bit[3:0]:VGH extension time</th> </tr> </thead> <tbody> <tr><td>0000</td><td>0ms</td><td>0000</td><td>0ms</td></tr> <tr><td>0001</td><td>500ms</td><td>0001</td><td>500ms</td></tr> <tr><td>0010</td><td>1000ms</td><td>0010</td><td>1000ms</td></tr> <tr><td>0011</td><td>1500ms</td><td>0011</td><td>1500ms</td></tr> <tr><td>0100</td><td>2000ms</td><td>0100</td><td>2000ms (Default)</td></tr> <tr><td>0101</td><td>2500ms (Default)</td><td>0101</td><td>2500ms</td></tr> <tr><td>0110</td><td>3000ms</td><td>0110</td><td>3000ms</td></tr> <tr><td>0111</td><td>3500ms</td><td>0111</td><td>3500ms</td></tr> <tr><td>1000</td><td>4000ms</td><td>1000</td><td>4000ms</td></tr> <tr><td>1001</td><td>4500ms</td><td>1001</td><td>4500ms</td></tr> <tr><td>1010</td><td>5000ms</td><td>1010</td><td>5000ms</td></tr> <tr><td>1011</td><td>5500ms</td><td>1011</td><td>5500ms</td></tr> <tr><td>1100</td><td>6000ms</td><td>1100</td><td>6000ms</td></tr> <tr><td>1101</td><td>6500ms</td><td>1101</td><td>6500ms</td></tr> </tbody> </table> <p>3rd parameter:</p> <table border="1"> <thead> <tr> <th>XON_DLY[3:0]</th> <th>Bit[7:4]XON delay time</th> <th>XON_LEN[3:0]</th> <th>Bit[3:0]XON enable time</th> </tr> </thead> <tbody> <tr><td>0000</td><td>0ms</td><td>-</td><td>0ms</td></tr> <tr><td>0001</td><td>500ms</td><td>0001</td><td>500ms</td></tr> <tr><td>0010</td><td>1000ms</td><td>0010</td><td>1000ms</td></tr> <tr><td>0011</td><td>1500ms</td><td>0011</td><td>1500ms</td></tr> <tr><td>0100</td><td>2000ms (Default)</td><td>0100</td><td>2000ms (Default)</td></tr> <tr><td>0101</td><td>2500ms</td><td>0101</td><td>2500ms</td></tr> <tr><td>0110</td><td>3000ms</td><td>0110</td><td>3000ms</td></tr> <tr><td>0111</td><td>3500ms</td><td>0111</td><td>3500ms</td></tr> <tr><td>1000</td><td>4000ms</td><td>1000</td><td>4000ms</td></tr> <tr><td>1001</td><td>4500ms</td><td>1001</td><td>4500ms</td></tr> <tr><td>1010</td><td>5000ms</td><td>1010</td><td>5000ms</td></tr> <tr><td>1011</td><td>5500ms</td><td>1011</td><td>5500ms</td></tr> <tr><td>1100</td><td>6000ms</td><td>1100</td><td>6000ms</td></tr> </tbody> </table>											T_VDPG_OFF[1:0]	Bit[5:4]:Power off sequence of VGH and VGL	Note	00	20ms	Default	01	40ms	-	10	60ms	-	11	80ms	-	T_VDS_OFF[1:0]	Bit[1:0]:Power off sequence of VSPH/ VSPL and VSN	Note	00	20ms	Default	01	40ms	-	10	60ms	-	11	80ms	-	VGH_LEN[3:0]	Bit[7:4]:VGH power on time	VGH_EXT[3:0]	Bit[3:0]:VGH extension time	0000	0ms	0000	0ms	0001	500ms	0001	500ms	0010	1000ms	0010	1000ms	0011	1500ms	0011	1500ms	0100	2000ms	0100	2000ms (Default)	0101	2500ms (Default)	0101	2500ms	0110	3000ms	0110	3000ms	0111	3500ms	0111	3500ms	1000	4000ms	1000	4000ms	1001	4500ms	1001	4500ms	1010	5000ms	1010	5000ms	1011	5500ms	1011	5500ms	1100	6000ms	1100	6000ms	1101	6500ms	1101	6500ms	XON_DLY[3:0]	Bit[7:4]XON delay time	XON_LEN[3:0]	Bit[3:0]XON enable time	0000	0ms	-	0ms	0001	500ms	0001	500ms	0010	1000ms	0010	1000ms	0011	1500ms	0011	1500ms	0100	2000ms (Default)	0100	2000ms (Default)	0101	2500ms	0101	2500ms	0110	3000ms	0110	3000ms	0111	3500ms	0111	3500ms	1000	4000ms	1000	4000ms	1001	4500ms	1001	4500ms	1010	5000ms	1010	5000ms	1011	5500ms	1011	5500ms	1100	6000ms	1100	6000ms
T_VDPG_OFF[1:0]	Bit[5:4]:Power off sequence of VGH and VGL	Note																																																																																																																																																											
00	20ms	Default																																																																																																																																																											
01	40ms	-																																																																																																																																																											
10	60ms	-																																																																																																																																																											
11	80ms	-																																																																																																																																																											
T_VDS_OFF[1:0]	Bit[1:0]:Power off sequence of VSPH/ VSPL and VSN	Note																																																																																																																																																											
00	20ms	Default																																																																																																																																																											
01	40ms	-																																																																																																																																																											
10	60ms	-																																																																																																																																																											
11	80ms	-																																																																																																																																																											
VGH_LEN[3:0]	Bit[7:4]:VGH power on time	VGH_EXT[3:0]	Bit[3:0]:VGH extension time																																																																																																																																																										
0000	0ms	0000	0ms																																																																																																																																																										
0001	500ms	0001	500ms																																																																																																																																																										
0010	1000ms	0010	1000ms																																																																																																																																																										
0011	1500ms	0011	1500ms																																																																																																																																																										
0100	2000ms	0100	2000ms (Default)																																																																																																																																																										
0101	2500ms (Default)	0101	2500ms																																																																																																																																																										
0110	3000ms	0110	3000ms																																																																																																																																																										
0111	3500ms	0111	3500ms																																																																																																																																																										
1000	4000ms	1000	4000ms																																																																																																																																																										
1001	4500ms	1001	4500ms																																																																																																																																																										
1010	5000ms	1010	5000ms																																																																																																																																																										
1011	5500ms	1011	5500ms																																																																																																																																																										
1100	6000ms	1100	6000ms																																																																																																																																																										
1101	6500ms	1101	6500ms																																																																																																																																																										
XON_DLY[3:0]	Bit[7:4]XON delay time	XON_LEN[3:0]	Bit[3:0]XON enable time																																																																																																																																																										
0000	0ms	-	0ms																																																																																																																																																										
0001	500ms	0001	500ms																																																																																																																																																										
0010	1000ms	0010	1000ms																																																																																																																																																										
0011	1500ms	0011	1500ms																																																																																																																																																										
0100	2000ms (Default)	0100	2000ms (Default)																																																																																																																																																										
0101	2500ms	0101	2500ms																																																																																																																																																										
0110	3000ms	0110	3000ms																																																																																																																																																										
0111	3500ms	0111	3500ms																																																																																																																																																										
1000	4000ms	1000	4000ms																																																																																																																																																										
1001	4500ms	1001	4500ms																																																																																																																																																										
1010	5000ms	1010	5000ms																																																																																																																																																										
1011	5500ms	1011	5500ms																																																																																																																																																										
1100	6000ms	1100	6000ms																																																																																																																																																										

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PON	W	C	0	0	0	0	0	1	0	0	04h
Description	<p>The command define as follows: After power on command, the driver will power ON base on Power ON sequence. After power on command and all power sequence are ready (Based on PWR command), then BUSY_N signal will become 1. This command only active when BUSY_N=1.</p>										

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
BTST	W	C	0	0	0	0	0	1	1	0	06h
1 st parameter	W	D	BT_PHA[7:6]			BT_PHA[5:3]		BT_PHA[2:0]			17h
2 nd parameter	W	D	BT_PHB[7:6]			BT_PHB[5:3]		BT_PHB[2:0]			17h
3 rd parameter	W	D	-	-	BT_PHC[5:0]			BT_PHC[2:0]			17h

Description	The command define as follows:										
	1st parameter:										
	BT_PHA[7:6]			Bit[7:6]:Soft start period of phase A						Note	
	00			10ms						Default	
	01			20ms						-	
	10			30ms						-	
	11			40ms						-	
	BT_PHA[5:3]			Bit[5:3]:Driving strength of phase A						Note	
	000			Strength 1						-	
	001			Strength 2						-	
	010			Strength 3						Default	
	011			Strength 4						-	
	100			Strength 5						-	
	101			Strength 6						-	
	110			Strength 7						-	
	111			Strength 8						Strongest	
	BT_PHA[2:0]			Bit[2:0]:Min. off time setting of GDR in phase A						Note	
	000			0.27µs						-	
	001			0.34µs						-	
	010			0.40µs						-	
011			0.54µs						-		
100			0.80µs						-		
101			1.54µs						-		
110			3.34µs						-		
111			6.58µs						Default		
2nd parameter:											
BT_PHB[7:6]			Bit[7:6]:Soft start period of phase B						Note		
00			10ms						Default		
01			20ms						-		
10			30ms						-		
11			40ms						-		
BT_PHB[5:3]			Bit[5:3]:Driving strength of phase B						Note		
000			Strength 1						-		
001			Strength 2						-		
010			Strength 3						Default		
011			Strength 4						-		
100			Strength 5						-		
101			Strength 6						-		
110			Strength 7						-		
111			Strength 8						Strongest		
BT_PHB[2:0]			Bit[2:0]:Min. off time setting of GDR in phase B						Note		
000			0.27µs						-		
001			0.34µs						-		
010			0.40µs						-		
011			0.54µs						-		
100			0.80µs						-		
101			1.54µs						-		
110			3.34µs						-		
111			6.58µs						Default		

3rd parameter:		
BT_PHC[5:3]	Bit[5:3]:Driving strength of phase C	Note
000	Strength 1	-
001	Strength 2	-
010	Strength 3	Default
011	Strength 4	-
100	Strength 5	-
101	Strength 6	-
110	Strength 7	-
111	Strength 8	Strongest
BT_PHC[2:0]		
BT_PHC[2:0]	Bit[2:0]:Min. off time setting of GDR in phase C	Note
000	0.27µs	-
001	0.34µs	-
010	0.40µs	-
011	0.54µs	-
100	0.80µs	-
101	1.54µs	-
110	3.34µs	-
111	6.58µs	Default

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DSP	W	C	0	0	0	0	0	1	1	1	07h
1 st parameter	W	D	0	0	0	0	0	0	0	0	00h
Description	<p>The command define as follows: After this command is transmitted, the chip would enter the deep-sleep mode to save power. The deep sleep mode would return to standby by hardware reset. The only one parameter is a check code, the command would be executed if check code=0xA5.</p>										

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																		
DTM	W	C	0	0	0	1	0	0	0	0	10h																																		
1 st parameter	W	D	Pixel1	Pixel2	Pixel3	Pixel4	Pixel4	Pixel4	Pixel4	Pixel4	00h																																		
:	W	D	:	:	:	:	:	:	:	:	00h																																		
M th parameter	W	D	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)	Pixel(n)	Pixel(n)	Pixel(n)	Pixel(n)	00h																																		
Description	<p>The command define as follows: This command indicates that user starts to transmit data. Then write to SRAM. While complete data transmission, user must send a Data Refresh command. Then the chip will start to send data/VCOM for panel.</p> <p>Pixel[1-n][1:0] (2-bit mode):</p> <table border="1"> <thead> <tr> <th colspan="5">Source output look up table</th> </tr> <tr> <th rowspan="2">Image Data</th> <th colspan="2">DDX=1 (Default)</th> <th colspan="2">DDX=0</th> </tr> <tr> <th>Gray level select</th> <th>IP output LUT select</th> <th>Gray level select</th> <th>IP output LUT select</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Gray 0</td> <td>ogray00</td> <td>Gray 3</td> <td>ogray03</td> </tr> <tr> <td>01</td> <td>Gray 1</td> <td>ogray01</td> <td>Gray 2</td> <td>ogray02</td> </tr> <tr> <td>10</td> <td>Gray 2</td> <td>ogray02</td> <td>Gray 1</td> <td>ogray01</td> </tr> <tr> <td>11</td> <td>Gray 3</td> <td>ogray03</td> <td>Gray 0</td> <td>ogray00</td> </tr> </tbody> </table> <p>Data mapping example: When DDX=1, Pixel[1:0]=01->Gray level select= Gray 1, follow LUT data output from IP output port*ogray01* When DDX=0, Pixel[1:0]=11->Gray level select= Gray 0, follow LUT data output from IP output port*ogray00*</p>											Source output look up table					Image Data	DDX=1 (Default)		DDX=0		Gray level select	IP output LUT select	Gray level select	IP output LUT select	00	Gray 0	ogray00	Gray 3	ogray03	01	Gray 1	ogray01	Gray 2	ogray02	10	Gray 2	ogray02	Gray 1	ogray01	11	Gray 3	ogray03	Gray 0	ogray00
Source output look up table																																													
Image Data	DDX=1 (Default)		DDX=0																																										
	Gray level select	IP output LUT select	Gray level select	IP output LUT select																																									
00	Gray 0	ogray00	Gray 3	ogray03																																									
01	Gray 1	ogray01	Gray 2	ogray02																																									
10	Gray 2	ogray02	Gray 1	ogray01																																									
11	Gray 3	ogray03	Gray 0	ogray00																																									


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX						
DSP	W	C	0	0	0	1	0	0	0	1	11h						
1 st parameter	R	D	Data flag	-	-	-	-	-	-	-	00h						
Description	<p>The command define as follows: To stop data transmission, this command must be issued to check the Data_flag.</p> <p>1st parameter:</p> <table border="1"> <thead> <tr> <th>Data flag</th> <th>Bit[7]:Data flag of receiving user data</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Driver didn't receive all the data.</td> </tr> <tr> <td>1</td> <td>Driver has already received all the one frame data.</td> </tr> </tbody> </table> <p>After "Data stop" (R11h) commands and when Data_flag=1, BUSY_N signal will become 0 and the refreshing of panel starts.</p> <p>This command only active when BUSY_N=1.</p>											Data flag	Bit[7]:Data flag of receiving user data	0	Driver didn't receive all the data.	1	Driver has already received all the one frame data.
Data flag	Bit[7]:Data flag of receiving user data																
0	Driver didn't receive all the data.																
1	Driver has already received all the one frame data.																

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DRF	W	C	0	0	0	1	0	0	1	0	12h
1 st parameter	W	D	-	-	-	-	-	-	-	AC/DC VCOM	00h
Description	<p>The command define as follows: While user sent this command, driver will refresh display (Data/VCOM) base on SRAM data and LUT.</p> <p>AC/DC VCOM: AC, DC VCOM select. 0: AC VCOM, VCOM will follow LUTC when updating image. (Default) 1: DC VCOM, VCOM will always be VCOMDC when updating image.</p> <p>After display refresh command, BUSY_N signal will become 0.</p> <p>This command only active when BUSY_N=1.</p>										

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
AUTO	W	C	0	0	0	1	0	1	1	1	17h
1 st parameter	W	D	0	0	0	0	0	0	0	0	00h
Description	<p>The command define as follows: The command is only for LUT from register mode (R00h LUT_EN=1) only. The command can enable the internal sequence to execute several commands continuously. The successive execution can minimize idle time to avoid unnecessary power consumption and reduce the complexity of host's control procedure. The sequence contains several operations, including PON, DRF, POF, DSLP. AUTO (0x17) + Code (0xA5) = (PON → DRF → POF) AUTO (0x17) + Code (0xA7) = (PON → DRF → POF → DSLP)</p>										


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																				
PLL	W	C	0	0	1	1	0	0	0	0	30h																																				
1 st parameter	W	D	-	-	-	-	Dyna	FR[2:0]		0	02h																																				
Description	<p>The command define as follows: The command controls the PLL clock frequency. The PLL structure must support the following frame rates:</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Dyna</th> <th>Dynamic frame rate</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable</td> <td>Default</td> </tr> <tr> <td>1</td> <td>Enable</td> <td>-</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>FR[2:0]</th> <th>Bit[2:0]:Frame rate</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>12.5Hz</td> <td>-</td> </tr> <tr> <td>001</td> <td>25Hz</td> <td>-</td> </tr> <tr> <td>010</td> <td>50Hz</td> <td>Default</td> </tr> <tr> <td>011</td> <td>65Hz</td> <td>-</td> </tr> <tr> <td>100</td> <td>75Hz</td> <td>-</td> </tr> <tr> <td>101</td> <td>85Hz</td> <td>-</td> </tr> <tr> <td>110</td> <td>100Hz</td> <td>-</td> </tr> <tr> <td>111</td> <td>120Hz</td> <td>-</td> </tr> </tbody> </table>											Dyna	Dynamic frame rate	Note	0	Disable	Default	1	Enable	-	FR[2:0]	Bit[2:0]:Frame rate	Note	000	12.5Hz	-	001	25Hz	-	010	50Hz	Default	011	65Hz	-	100	75Hz	-	101	85Hz	-	110	100Hz	-	111	120Hz	-
Dyna	Dynamic frame rate	Note																																													
0	Disable	Default																																													
1	Enable	-																																													
FR[2:0]	Bit[2:0]:Frame rate	Note																																													
000	12.5Hz	-																																													
001	25Hz	-																																													
010	50Hz	Default																																													
011	65Hz	-																																													
100	75Hz	-																																													
101	85Hz	-																																													
110	100Hz	-																																													
111	120Hz	-																																													

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																												
TSC	W	C	0	1	0	0	0	0	0	0	40h																																												
1 st parameter	R	D	TS7	TS6	TS5	TS4	TS3	TS2	TS1	TS0	00h																																												
2 nd parameter	R	D	-	-	-	-	-	-	-	-	00h																																												
Description	<p>The command define as follows: This command indicates the temperature value.</p> <p>TS[7:0]: When TSE (R41h) is set to 0, this command reads internal temperature sensor value.</p> <p>1st parameter:</p> <table border="1" style="width: 50%; border-collapse: collapse;"> <thead> <tr> <th>TS[7:0]/D[10:3]</th> <th>Temperature (°C)</th> </tr> </thead> <tbody> <tr><td>1110_0111</td><td>-25</td></tr> <tr><td>1110_1000</td><td>-24</td></tr> <tr><td>1110_1001</td><td>-23</td></tr> <tr><td>1110_1010</td><td>-22</td></tr> <tr><td>1110_1011</td><td>-21</td></tr> <tr><td>1110_1100</td><td>-20</td></tr> <tr><td>1110_1101</td><td>-19</td></tr> <tr><td>...</td><td>...</td></tr> <tr><td>1111_1110</td><td>-2</td></tr> <tr><td>1111_1111</td><td>-1</td></tr> </tbody> </table> <table border="1" style="width: 50%; border-collapse: collapse;"> <thead> <tr> <th>TS[7:0]/D[10:3]</th> <th>Temperature (°C)</th> </tr> </thead> <tbody> <tr><td>0000_0000</td><td>0</td></tr> <tr><td>0000_0001</td><td>1</td></tr> <tr><td>0000_0010</td><td>2</td></tr> <tr><td>0000_0011</td><td>3</td></tr> <tr><td>0000_0100</td><td>4</td></tr> <tr><td>0000_0101</td><td>5</td></tr> <tr><td>0000_0110</td><td>6</td></tr> <tr><td>...</td><td>...</td></tr> <tr><td>0011_1011</td><td>59</td></tr> <tr><td>0011_1100</td><td>60</td></tr> </tbody> </table>											TS[7:0]/D[10:3]	Temperature (°C)	1110_0111	-25	1110_1000	-24	1110_1001	-23	1110_1010	-22	1110_1011	-21	1110_1100	-20	1110_1101	-19	1111_1110	-2	1111_1111	-1	TS[7:0]/D[10:3]	Temperature (°C)	0000_0000	0	0000_0001	1	0000_0010	2	0000_0011	3	0000_0100	4	0000_0101	5	0000_0110	6	0011_1011	59	0011_1100	60
TS[7:0]/D[10:3]	Temperature (°C)																																																						
1110_0111	-25																																																						
1110_1000	-24																																																						
1110_1001	-23																																																						
1110_1010	-22																																																						
1110_1011	-21																																																						
1110_1100	-20																																																						
1110_1101	-19																																																						
...	...																																																						
1111_1110	-2																																																						
1111_1111	-1																																																						
TS[7:0]/D[10:3]	Temperature (°C)																																																						
0000_0000	0																																																						
0000_0001	1																																																						
0000_0010	2																																																						
0000_0011	3																																																						
0000_0100	4																																																						
0000_0101	5																																																						
0000_0110	6																																																						
...	...																																																						
0011_1011	59																																																						
0011_1100	60																																																						



Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
TSE	W	C	0	1	0	0	0	0	0	1	41h																			
1 st parameter	W	D	TSE	-	-	-	TO[3:0]			00h																				
Description	The command define as follows: This command indicates the driver IC temperature sensor enable and calibration function.																													
	1st parameter:																													
	<table border="1"> <thead> <tr> <th>TSE</th> <th>Bit[7]:TSE</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Enable internal temperature sensor</td> <td>Default</td> </tr> <tr> <td>1</td> <td>Disable internal temperature sensor.</td> <td>-</td> </tr> </tbody> </table>											TSE	Bit[7]:TSE	Note	0	Enable internal temperature sensor	Default	1	Disable internal temperature sensor.	-										
	TSE	Bit[7]:TSE	Note																											
0	Enable internal temperature sensor	Default																												
1	Disable internal temperature sensor.	-																												
TO[3:0]: Reserve one temperature offset TO[3:0] for calibration (Internal temperature sensor) 1. TO[3]: Mean '+' or '-', while 0 is '+', 1 is '-'. 2. TO[2:0]: Mean temperature offset value.																														
Temperature offset: <table border="1"> <thead> <tr> <th>TO[3:0]</th> <th>Bit[3:0]:Temperature level</th> <th>TO[3:0]</th> <th>Bit[3:0]:Temperature level</th> </tr> </thead> <tbody> <tr> <td>0000</td> <td>+ 0°C (Default)</td> <td>1000</td> <td>- 8°C</td> </tr> <tr> <td>0001</td> <td>+ 1°C</td> <td>1001</td> <td>- 7°C</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>0111</td> <td>+ 7°C</td> <td>1111</td> <td>- 1°C</td> </tr> </tbody> </table>											TO[3:0]	Bit[3:0]:Temperature level	TO[3:0]	Bit[3:0]:Temperature level	0000	+ 0°C (Default)	1000	- 8°C	0001	+ 1°C	1001	- 7°C	:	:	:	:	0111	+ 7°C	1111	- 1°C
TO[3:0]	Bit[3:0]:Temperature level	TO[3:0]	Bit[3:0]:Temperature level																											
0000	+ 0°C (Default)	1000	- 8°C																											
0001	+ 1°C	1001	- 7°C																											
:	:	:	:																											
0111	+ 7°C	1111	- 1°C																											

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																					
CDI	W	C	0	1	0	1	0	0	0	0	50h																																																					
1 st parameter	W	D	VBD[2:0]			DDX	CDI[3:0]			97h																																																						
Description	The command define as follows: This command can set 2 kinds of parameters: 1. VCOM to data output interval (CDI) 2. Border pin output.																																																															
	VBD[2:0]/DDX: Border data selection. (From LUT) This register will make border pin output being mapped to a certain gray scale.																																																															
	<table border="1"> <thead> <tr> <th>DDX</th> <th>VBD[2:0]</th> <th>Gray level</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td rowspan="5">0</td> <td>000</td> <td>Floating</td> <td>-</td> </tr> <tr> <td>001</td> <td>Gray 3</td> <td>-</td> </tr> <tr> <td>010</td> <td>Gray 2</td> <td>-</td> </tr> <tr> <td>011</td> <td>Gray 1</td> <td>-</td> </tr> <tr> <td>100</td> <td>Gray 0</td> <td>-</td> </tr> <tr> <td rowspan="5">1</td> <td>000</td> <td>Gray 0</td> <td>-</td> </tr> <tr> <td>001</td> <td>Gray 1</td> <td>-</td> </tr> <tr> <td>010</td> <td>Gray 2</td> <td>-</td> </tr> <tr> <td>011</td> <td>Gray 3</td> <td>-</td> </tr> <tr> <td>100</td> <td>Floating</td> <td>Default</td> </tr> </tbody> </table>											DDX	VBD[2:0]	Gray level	Note	0	000	Floating	-	001	Gray 3	-	010	Gray 2	-	011	Gray 1	-	100	Gray 0	-	1	000	Gray 0	-	001	Gray 1	-	010	Gray 2	-	011	Gray 3	-	100	Floating	Default																	
	DDX	VBD[2:0]	Gray level	Note																																																												
	0	000	Floating	-																																																												
		001	Gray 3	-																																																												
		010	Gray 2	-																																																												
		011	Gray 1	-																																																												
		100	Gray 0	-																																																												
	1	000	Gray 0	-																																																												
001		Gray 1	-																																																													
010		Gray 2	-																																																													
011		Gray 3	-																																																													
100		Floating	Default																																																													
Border output voltage level: The level selection is based on mapping LUT data with VCOM shift added. E.g.: Gray 1 waveform is mapping to 15V, VCOM value being set as -2V, the real output on border pin shall be 15V+(-2V)=13V. Border output will follow FOPT definition being defined in R00h.																																																																
CDI[3:0] :																																																																
This command indicates the interval of VCOM and data output. When setting the vertical back porch, the total blanking will be kept as a default value (Count by Hsync).																																																																
<table border="1"> <thead> <tr> <th>Bit[3]</th> <th>Bit[2]</th> <th>Bit[1]</th> <th>Bit[0]</th> <th>VCOM and data interval</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>17Hsync</td> <td>-</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>16Hsync</td> <td>-</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>15Hsync</td> <td>-</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>14Hsync</td> <td>-</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>13Hsync</td> <td>-</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>12Hsync</td> <td>-</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>11Hsync</td> <td>-</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>10Hsync</td> <td>Default</td> </tr> </tbody> </table>											Bit[3]	Bit[2]	Bit[1]	Bit[0]	VCOM and data interval	Note	0	0	0	0	17Hsync	-	0	0	0	1	16Hsync	-	0	0	1	0	15Hsync	-	0	0	1	1	14Hsync	-	0	1	0	0	13Hsync	-	0	1	0	1	12Hsync	-	0	1	1	0	11Hsync	-	0	1	1	1	10Hsync	Default
Bit[3]	Bit[2]	Bit[1]	Bit[0]	VCOM and data interval	Note																																																											
0	0	0	0	17Hsync	-																																																											
0	0	0	1	16Hsync	-																																																											
0	0	1	0	15Hsync	-																																																											
0	0	1	1	14Hsync	-																																																											
0	1	0	0	13Hsync	-																																																											
0	1	0	1	12Hsync	-																																																											
0	1	1	0	11Hsync	-																																																											
0	1	1	1	10Hsync	Default																																																											



Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
LPD	W	C	0	1	0	1	0	0	0	1	51h									
1 st parameter	R	D	-	-	-	-	-	-	-	LPD	01h									
Description	<p>The command define as follows: This command indicates the input power condition. Host can read this data to understand the battery condition.</p> <p>LPD: LPD=1: System input power is normal. LPD=0: Low power input. (VDD < 2.5V, selected by LVD_SEL[1:0] in command LVSEL)</p> <p>1st parameter:</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>LPD</th> <th>Bit[0]:LPD</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Low power input</td> <td>-</td> </tr> <tr> <td>1</td> <td>Normal status</td> <td>Default</td> </tr> </tbody> </table>											LPD	Bit[0]:LPD	Note	0	Low power input	-	1	Normal status	Default
	LPD	Bit[0]:LPD	Note																	
0	Low power input	-																		
1	Normal status	Default																		
<p>This command only active when BUSY_N = "1".</p>																				

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
TRES	W	C	0	1	1	0	0	0	0	1	61h
1 st parameter	W	D	-	-	-	-	-	-	HRES[9:8]		00h
2 nd parameter	W	D	HRES[7:2]						HRES[1] HRES[0]		00h
3 rd parameter	W	D	-	-	-	-	-	-	VRES[9:8]		00h
4 th parameter	W	D	VRES[7:0]								00h
Description	<p>(HRES ≤ 400, VRES ≤ 300)</p> <p>No matter what value being set in D1 and D0 of 1st parameter (HRES[1] and HRES[0]), the register shall be kept as 0.HRES[1:0]=00b.</p> <p>The command define as follows: When using register: Horizontal display resolution=HRES. Vertical display resolution=VRES. HRES[9]=0 and VRES[9]=0</p> <p>Channel disable calculation: GD: First G active=G0; LAST active GD=First active + VRES[7:0] - 1 SD: First active channel=S0; LAST active SD=First active + HRES[7:2]*4 - 1</p> <p>E.g.: SD176xGD296 GD: First G active=G0 LAST active GD=0 + 296 - 1=295 SD: First active channel=S0 LAST active SD=0 + 176 - 1=175.</p>										

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
REV	W	C	0	1	1	1	0	0	0	0	70h		
1 st parameter	R	D	0	0	0	0	0	1	1	0	06h		
2 nd parameter	R	D	REV1[7:0]									05h	
3 rd parameter	R	D	REV2[7:0]									01h	
Description	The command define as follows:												
	2 nd parameter:												
	REV1[7:0]			Bit[7:0]: E Ink internal number									
	3 rd parameter:												
REV2[7:0]			Bit[7:0]: Increased each revision:										
(Default value is defined by customer.)													

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
AMV	W	C	1	0	0	0	0	0	0	0	80h	
1 st parameter	W	D	P[1:0]		AMVT[1:0]		AMVX	AMVS	AMV	AMVE	00h	
2 nd parameter	W	D	AMVP2									-
Description	The command define as follows:											
	This command indicates the IC status. Host can read this data to understand the IC status.											
	1 st parameter:											
	P[1:0]		Bit[7:6]:The sensing points of sampling time							Note		
	00		2							Default		
	01		4							-		
	10		8							-		
	11		16							-		
	Sampling time=The last quarter of sensing time(T). VCOM=Average of N points. N=2,4,8,16.											
	AMVT[1:0]		Bit[5:4]:The sensing time of VCOM detection							Note		
	00		5s							Default		
	01		10s							-		
	10		15s							-		
	11		20s							-		
AMVX		Bit[3]:XON setting for all Gate ON of AMV							Note			
0		Gate normally scan during Auto Measure VCOM period							Default			
1		All Gate ON during Auto Measure VCOM period							-			
AMVS		Bit[2]:AMVS setting for Source output of AMV							Note			
0		Source output 0V during auto measure VCOM period							Default			
1		Source output VSPL during auto measure VCOM period							-			
AMV		Bit[1]:Analogy signal							Note			
0		Get VCOM value by R81H							Default			
1		Gate scan only. Measure VCOM externally by probing the VCOM pad.							-			
AMVE		Bit[0]:Auto measure VCOM setting							Note			
0		Auto measure VCOM disable							Default			
1		Auto measure VCOM enable							-			
2 nd parameter:												
Auto Measurement VCOM would be executed only if AMVP2 =0x00.												
This command only active when BUSY_N=1.												

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
VV	W	C	1	0	0	0	0	0	0	1	81h	
1 st parameter	R	D	-	VV[6:0]								00h
Description	The command define as follows:											
	This command gets VCOM value.											
	1 st parameter:											
	VV[6:0]		Bit[6:0]:VCOM value							Note		
	0000000		0V							Default		
	0000001		-0.05V							-		
0000010		-0.10V							-			
:		:							-			
1010000		-4.00V							-			


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
VDCS	W	C	1	0	0	0	0	0	1	0	82h	
1 st parameter	W	D	OTP_VCM	VDCS[6:0]								00h
Description	The command define as follows: This command set the VCOMDC value. Driver will base on this value for VCOM. 1st parameter:											
				OTP_VCM	Bit[7]:Follow OTP VCOM value in OTP mode						Note	
				0	IP output value						Default	
				1	From the setting register						-	
				VDCS[6:0]	Bit[6:0]:VCOM value						Note	
				0000000	0V						Default	
				0000001	-0.05V						-	
				0000010	-0.10V						-	
				:	:						-	
				1010000	-4.00V						-	
			Others	-4.00V						-		

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PTLW	W	C	1	0	0	0	0	0	1	1	83h
1 st parameter	W	D	-	-	-	-	-	-	HRST[9:8]		00h
2 nd parameter	W	D	HRST[7:2]						HRST[1:0]		00h
3 rd parameter	W	D	-	-	-	-	-	-	HRED[9:8]		00h
4 th parameter	W	D	HRED[7:2]						HRED[1:0]		03h
5 th parameter	W	D	-	-	-	-	-	-	VRST[9:8]		00h
6 th parameter	W	D	VRST[7:0]								00h
7 th parameter	W	D	-	-	-	-	-	-	VRED[9:8]		00h
8 th parameter	W	D	VRED[7:0]								00h
9 th parameter	W	D	-	-	-	-	-	-	-	PMODE	00h
Description	The command define as follows: The register is indicating the window before user start to transmit data. PMODE: 0: Disable partial mode (Default) 1: Enable partial mode HRST[9:0]: Horizontal start address. HRED[9:0]: Horizontal end address. VRST[9:0]: Vertical start address. VRED[9:0]: Vertical end address. No matter HRST[1:0] value being filled, it's always 00b. No matter HRED[1:0] value being filled, it's always 11b HRST[9]=0 and HRED[9]=0 VRST[9]=0 and VRED[9]=0 Gates scan both inside and outside of the partial window.										


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PGM	W	C	1	0	0	1	0	0	0	0	90h
Description	After this command is issued, the chip would enter the program mode. After the programming procedure completed, a hardware reset is necessary for leaving program mode.										

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX
APG	W	C	1	0	0	1	0	0	0	1	91h
Description	After this command is transmitted, the programming stage machine would be activated. The BUSY_N flag would fall to 0 until the programming is completed. This command only active when BUSY_N=1.										

OTP programming flow (External power)



OTP programming flow (Internal power)



Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
ROTP	W	C	1	0	0	1	0	0	1	0	92h	
1 st parameter	R	D	Dummy									00h
2 nd parameter	R	D	The data of address 0 in the OTP									00h
3 rd parameter	R	D	The data of address 1 in the OTP									00h
:	R	D	:									00h
(n+1) th parameter	R	D	The data of address (n-1) in the OTP									00h
(n+2) th parameter	R	D	The data of address (n) in the OTP									00h
Description	The command is used for reading the content of OTP for checking the data of programming.											

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
PWS	W	C	1	1	1	0	0	0	1	1	E3h	
1 st parameter	W	D	VCOM_W[3:0]				SD_W[3:0]					00h
Description	<p>This command is set for saving power during refreshing period. If the output voltage of VCOM / Source is from negative to positive or from positive to negative, the power saving mechanism will be activated. The active period width is defined by the following two parameters.</p> <p>VCOM_W[3:0]: VCOM power saving width (Unit=Line period).</p> <p>SD_W[3:0]: Source power saving width (Unit=500ns), SD_W<= S2G</p>											

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	HEX															
LVSEL	W	C	1	1	1	0	0	1	0	0	E4h															
1 st parameter	W	D	-	-	-	-	-	-	LVD_SEL[1:0]		03h															
Description	<p>LVD_SEL: Low power voltage selection.</p> <table border="1"> <thead> <tr> <th>LVD_SEL[1:0]</th> <th>LVD value</th> <th>Note</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>< 2.2V</td> <td>-</td> </tr> <tr> <td>01</td> <td>< 2.3V</td> <td>-</td> </tr> <tr> <td>10</td> <td>< 2.4V</td> <td>-</td> </tr> <tr> <td>11</td> <td>< 2.5V</td> <td>Default</td> </tr> </tbody> </table>											LVD_SEL[1:0]	LVD value	Note	00	< 2.2V	-	01	< 2.3V	-	10	< 2.4V	-	11	< 2.5V	Default
LVD_SEL[1:0]	LVD value	Note																								
00	< 2.2V	-																								
01	< 2.3V	-																								
10	< 2.4V	-																								
11	< 2.5V	Default																								

8. OPTICAL SPECIFICATIONS

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
T update	Image update time	at 25 °C		26	-	sec	
Life		Topr		1,000,000times or 5years			

Note 8- 1: Luminance meter: Eye-One Pro Spectrophotometer.

Note 8-2: CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

9. HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.


Data sheet status	
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

10. RELIABILITY TEST


NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=+60°C, RH=35%, 240h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High Temperature High Humidity Operation	T=40°C , RH=80%, 240h
6	High Temperature High Humidity Storage	T=50°C , RH=90%, 240h Test in white pattern
7	Temperature Cycle	1 cycle: [-25°C 30min]→ [+60 °C 30 min] : 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m ² for 168hrs, 40 °C Test in white pattern
9	ESD Gun	Air+/-4KV; Contact +/-2KV (Naked EPD display, including IC and FPC area)

Note: Put in normal temperature for 1hour after test finished, display performance is ok.

11. REFERENCE CIRCUIT



12. TYPICAL APPLICATION CIRCUIT



Part Name	Value	Requirements/Reference Part
C0-C1	1uF	X5R/X7R; Voltage Rating : 6V or 25V
C2-C7	1uF	0603/0805; X5R/X7R; Voltage Rating : 25V
C8	1uF	0603/0805; X7R; Voltage Rating : 25V
R1	2.2 ohm	0603/0805; 1% variation, $\geq 0.05W$
D1-D3	Diode	MBR0530 1) Reverse DC voltage $\geq 30V$ 2) $I_o \geq 500mA$ 3) Forward voltage $\leq 430mV$
Q1	NMOS	Si1304BDL/NX3008NBK 1) Drain-Source breakdown voltage $\geq 30V$ 2) $V_{gs(th)} = 0.9V$ (Typ), 1.3V (Max) 3) $R_{ds\ on} \leq 2.1\Omega$ @ $V_{gs} = 2.5V$
L1	47uH	CDRH2D18 / LDNP-470NC $I_o = 500mA$ (Max)
U1	0.5mm ZIF socket	24pins, 0.5mm pitch

Remarks:

1) The recommended component value and reference part in Table is subject to change depending on panel loading.


2) Customer is required to review if the selected component value and part is suitable for their application.

13. INITIALIZATION PROCEDURE

TBD

14. INSPECTION METHOD AND CONDITION

14.1 INSPECTION CONDITION



Item	Condition
Illuminance	800~ 1500 lux
Temperature	22°C±3°C
Humidity	55±10 %RH
Distance	≥30cm
Angle	Vertical fore and aft 45
Inspection method	By eyes

14.2 ZONE DEFINITION

A Zone: Active area








B Zone: Border zone




C Zone: From B zone edge to panel edge






14.3 GENERAL INSPECTION STANDARDS FOR PRODUCTS

14.3.1 APPEARANCE INSPECTION STANDARD

Inspection item	Figure	A zone inspection standard	B/C zone	Inspection method	MAJ/ MIN
Spot defects	<p>Diameter $D=(L+W)/2$ (L-length, W-width) Measuring method shown in the figure below</p>  <p>The distance between the two spots should not be less than 10mm</p>	<p>7.5"-13.3"Module (Not include 7.5") :</p> <p>$D > 1\text{mm}$ N=0 $0.5 < D \leq 0.8$ N≤4 $D \leq 0.5$ Ignore $0.8 < D \leq 1$ N≤2</p> <p>4.2"-7.5"Module (Not include 4.2") :</p> <p>$D > 0.5$ N=0 $0.4 < D \leq 0.5$ N≤2 $D \leq 0.25$ Ignore $0.25 < D \leq 0.4$ N≤4</p> <p>Module below 4.2" :</p> <p>$D > 0.5$ N=0 $0.4 < D \leq 0.5$ N≤1 $D \leq 0.25$ Ignore $0.25 < D \leq 0.4$ N≤4 $0.1\text{mm} < D \leq 0.25$ N≤3/cm²</p>	Foreign matter D≤1mm Pass	Check by eyes Film gauge	MIN
Line defects	<p>L-Length, W-Width, (W/L) < 1/4 Judged by line. (W/L) ≥ 1/4 Judged by dot</p>  <p>The distance between the two lines should not be less than 5mm</p>	<p>7.5"-13.3"Module (Not include 7.5") :</p> <p>$L > 10\text{mm}$, N=0 $W > 0.8\text{mm}$, N=0 $5\text{mm} \leq L \leq 10\text{mm}$, $0.5\text{mm} \leq W \leq 0.8\text{mm}$ N≤2 $L \leq 5\text{mm}$, $W \leq 0.5\text{mm}$ Ignore</p> <p>4.2"-7.5"Module (Not include 4.2") :</p> <p>$L > 8\text{mm}$, N=0 $W > 0.2\text{mm}$, N=0 $2\text{mm} \leq L \leq 8\text{mm}$, $0.1\text{mm} \leq W \leq 0.2\text{mm}$ N≤4 $L \leq 2\text{mm}$, $W \leq 0.1\text{mm}$ Ignore</p> <p>Module below 4.2" :</p> <p>$L > 5\text{mm}$, N=0 $W > 0.2\text{mm}$, N=0 $2\text{mm} \leq L \leq 5\text{mm}$, $0.1\text{mm} \leq W \leq 0.2\text{mm}$ N≤4 $L \leq 2\text{mm}$, $W \leq 0.1\text{mm}$ Ignore</p>	Ignore	Check by eyes Film gauge	MIN
Panel chipping and crack defects	<p>X the length, Y the width, Z the chipping height, T the thickness of the panel</p> <p>崩角 </p> <p>崩边 </p>	<p>Chipping at the edge: Module over 7.5" (Include 7.5") : $X \leq 6\text{mm}$, $Y \leq 1\text{mm}$ $Z \leq T$ N=3 Allowed</p> <p>Module below 7.5" (Not include 7.5"): $X \leq 3\text{mm}$, $Y \leq 1\text{mm}$ $Z \leq T$ N=3 Allowed</p> <p>Chipping on the corner: IC side $X \leq 2\text{mm}$ $Y \leq 2\text{mm}$, Non-IC side $X \leq 1\text{mm}$ $Y \leq 1\text{mm}$. Allowed</p> <p>Note: Chipping should not damage the edge wiring. If it does not affect the display, allowed</p>		Check by eyes Film gauge	MIN
Crack		Crack at any zone of glass , Not allowed		Check by eyes Film gauge	MIN
Burr edge		No exceed the positive and negative deviation of the outline dimensions $X+Y \leq 0.2\text{mm}$ Allowed		Calliper	MIN
Curl of panel		Curl height $H \leq$ Total panel length 1% Allowed		Check by eyes	MIN

Inspection item		Figure	Inspection standard	Inspection method	MAJ / MIN
PS defect	Water proof film		<ol style="list-style-type: none"> 1. Waterproof film damage, wrinkled, open edge, not allowed 2. Exceeding the edge of module (according to the lamination drawing) Not allowed 3. Edge warped exceeds height of technical file, not allowed 	Check by eyes	MIN
RTV defect	Adhesive effect		<p>Adhesive height exceeds the display surface, not allowed</p> <ol style="list-style-type: none"> 1. Overflow, exceeds the panel side edge, affecting the size, not allowed 2. No adhesive at panel edge $\leq 1\text{mm}$, no exposure of wiring, allowed 3. No adhesive at edge and corner $1*1\text{mm}$, no exposure of wiring, allowed <p>Protection adhesive, coverage width within $W \leq 1.5\text{mm}$, no break of adhesive, allowed</p>	Check by eyes	MIN
	Adhesive re-fill		Dispensing is uniform, without obvious concave and breaking, bubbling and swell, not higher than the upper surface of the PS, and the diameter of the adhesive re-filling is not more than 8mm, allowed	Check by eyes	MIN
EC defect	Adhesive bubble		<ol style="list-style-type: none"> 1. Effective edge sealing area of hot melt products $\geq 1/2$ edge sealing area; 2. Bubble $a+b \geq 1/2$ effective width, $N \leq 3$, spacing $\geq 5\text{mm}$, allowed <p>No exposure of wiring, allowed</p>	Check by eyes	MIN

Inspection item		Figure	Inspection standard	Inspection method	MAJ / MIN
EC defect	Adhesive effect		<ol style="list-style-type: none"> 1. Overflow, exceeds the panel side edge, affecting the size, not allowed 2. No adhesive at panel edge $\leq 1\text{mm}$, no exposure of wiring, allowed 3. No adhesive at edge and corner $1*1\text{mm}$, no exposure of wiring, allowed 4. Adhesive height exceeds the display surface, not allowed 	Visual, caliper	MIN
Silver dot adhesive defect	Silver dot adhesive		<ol style="list-style-type: none"> 1. Single silver dot dispensing amount $\geq 1\text{mm}$, allowed 2. One of the double silver dot dispensing amount is $\geq 1\text{mm}$ and the other has adhesive (no reference to 1mm) Allowed 	Visual	MIN
			Silver dot dispensing residue on the panel $\leq 0.2\text{mm}$, allowed	Film gauge	MIN
FPC defect	FPC wiring		FPC, TCP damage / gold finger peroxidation, adhesive residue, not allowed	Visual	MIJ
	FPC golden finger		The height of burr edge of TCP punching surface $\approx 0.4\text{mm}$, not allowed	Caliper	MIN
	FPC damage/crease		<p>Damage and breaking, not allowed</p> <p>Crease does not affect the electrical performance display, allowed</p>	Check by eyes	MIN

Inspection item		Figure	Inspection standard	Inspection method	MAJ/ MIN
Protective film defect	Protective film		Scratch and crease on the surface but no affect to protection function, allowed	Check by eyes	MIN
			Adhesive at edge $L \leq 5\text{mm}$, $W \leq 0.5\text{mm}$, $N=2$, no entering into viewing area	Check by eyes	MIN
Stain defect	Stain		If stain can be normally wiped clean by $> 99\%$ alcohol, allowed	Visual	MIN
Pull tab defect	Pull tab		The position and direction meet the document requirements, and ensure that the protective film can be pulled off.	Check by eyes/ Manual pulling	MIN
Shading tape defect	Shading tape		Tilt $\leq 10^\circ$, flat without warping, completely covering the IC.	Check by eyes/ Film gauge	MIN
Stiffener	Stiffener		Flat without warping, Exceeding the left and right edges of the FPC is not allowed. Left and right can be less than 0.5mm from FPC edge	Check by eyes	MIN
Label	Label/ Spraying code		The content meets the requirements of the work sheet. The attaching position meets the requirements of the technical documents.	Check by eyes	MIN




15. PACKAGING

CUSTOMER'S APPROVED:	DATE: 2023.11.23	PAGE: 1/1
-----------------------------	------------------	-----------


PRODUCT PART NO.:YMS272792-0579AHH-E5
PACKING TYPE: BY PET TRAY(TPET272792-0579B)

PACKLING ORDER:


1) Putting 8 pcs Modules on each PET tray. And cover a dedicated EPE film.




2) Putting 15 pcs PET trays together with 1 empty tray on the top of PET tray. the tray together with rubber band.




3) Insert in the ESD bag, add desiccant in the ESD bag. Plastic sealing.



4) Inside the outer box, put 3 packets, each packet is separated by 15mm thick EPE pad.



5) Packing finished



Note: 8x (16-1) X3=360pcs/Outcarton
Dimension (Out carton): 394*344*470mm

NO. YMS272792-0579AHH-E5	Ver. 1	Drw:	Chk:	Apv:
NEWFACE Optoelectronics Co.,Ltd				